RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 19:23:23 +01:00
Code Issues Projects Releases Wiki Activity
08da10f080
llvm-mirror/test/CodeGen/Mips/inlineasm-constraint-reg.ll

56 lines
1.8 KiB
LLVM
Raw Normal View History

Add support for the 'I' inline asm constraint. Also add tests from the previous 2 patches. Patch by Jack Carter. llvm-svn: 156279
2012-05-07 05:13:32 +02:00
; Positive test for inline register constraints
;
[mips][mips64r6] Improve tests affected by the changes to multiplies and divides Summary: MIPS32r6/MIPS64r6 support has not been added yet. inlineasm-cnstrnt-reg.ll: Explicitly specify the CPU since it will not work on MIPS32r6/MIPS64r6 when -integrated-as is the default. We can't change the mnemonic since the LO register is an implicit def of mtlo and MIPS32r6/MIPS64r6 has no instructions that use LO. 2008-08-01-AsmInline.ll: Explicitly specify the CPU since MIPS32r6/MIPS64r6 will correctly emit different code and this is a regression test. mips64instrs.ll and mips64muldiv.ll Check registers and the way the multiply is used in m1 divrem.ll Check registers and use multiple filecheck prefixes to limit redundancy Reviewers: vmedic, jkolek, zoran.jovanovic, matheusalmeida Reviewed By: matheusalmeida Subscribers: matheusalmeida Differential Revision: http://reviews.llvm.org/D3894 llvm-svn: 210656
2014-06-11 17:48:00 +02:00
; RUN: llc -march=mipsel -mcpu=mips32 < %s | FileCheck %s
; RUN: llc -march=mipsel -mcpu=mips32r2 < %s | FileCheck %s
Add support for the 'I' inline asm constraint. Also add tests from the previous 2 patches. Patch by Jack Carter. llvm-svn: 156279
2012-05-07 05:13:32 +02:00
define i32 @main() nounwind {
entry:
; r with char
[mips][ias] Allow whitespace after commas in inlineasm*.ll tests. IAS always prints whitespace after a comma. NFC at the moment but this will prevent failures when IAS is enabled. llvm-svn: 253208
2015-11-16 15:14:59 +01:00
;CHECK: #APP
;CHECK: addiu ${{[0-9]+}}, ${{[0-9]+}}, 23
;CHECK: #NO_APP
tail call i8 asm sideeffect "addiu $0, $1, $2", "=r,r,n"(i8 27, i8 23) nounwind
Add support for the 'I' inline asm constraint. Also add tests from the previous 2 patches. Patch by Jack Carter. llvm-svn: 156279
2012-05-07 05:13:32 +02:00
; r with short
[mips][ias] Allow whitespace after commas in inlineasm*.ll tests. IAS always prints whitespace after a comma. NFC at the moment but this will prevent failures when IAS is enabled. llvm-svn: 253208
2015-11-16 15:14:59 +01:00
;CHECK: #APP
;CHECK: addiu ${{[0-9]+}}, ${{[0-9]+}}, 13
;CHECK: #NO_APP
tail call i16 asm sideeffect "addiu $0, $1, $2", "=r,r,n"(i16 17, i16 13) nounwind
Add support for the 'I' inline asm constraint. Also add tests from the previous 2 patches. Patch by Jack Carter. llvm-svn: 156279
2012-05-07 05:13:32 +02:00
; r with int
[mips][ias] Allow whitespace after commas in inlineasm*.ll tests. IAS always prints whitespace after a comma. NFC at the moment but this will prevent failures when IAS is enabled. llvm-svn: 253208
2015-11-16 15:14:59 +01:00
;CHECK: #APP
;CHECK: addiu ${{[0-9]+}}, ${{[0-9]+}}, 3
;CHECK: #NO_APP
tail call i32 asm sideeffect "addiu $0, $1, $2", "=r,r,n"(i32 7, i32 3) nounwind
Add support for the 'c' constraint. Patch by Jack Carter. llvm-svn: 156293
2012-05-07 08:25:10 +02:00
; Now c with 1024: make sure register $25 is picked
; CHECK: #APP
[mips][ias] Allow whitespace after commas in inlineasm*.ll tests. IAS always prints whitespace after a comma. NFC at the moment but this will prevent failures when IAS is enabled. llvm-svn: 253208
2015-11-16 15:14:59 +01:00
; CHECK: addiu $25, ${{[0-9]+}}, 1024
; CHECK: #NO_APP
tail call i32 asm sideeffect "addiu $0, $1, $2", "=c,c,I"(i32 4194304, i32 1024) nounwind
Add support for the 'c' constraint. Patch by Jack Carter. llvm-svn: 156293
2012-05-07 08:25:10 +02:00
Add support for the 'l' constraint. Patch by Jack Carter. llvm-svn: 156294
2012-05-07 08:25:15 +02:00
; Now l with 1024: make sure register lo is picked. We do this by checking the instruction
; after the inline expression for a mflo to pull the value out of lo.
[mips] Set GCC-compatible MIPS asssembler options before inline asm blocks. Summary: When generating MIPS assembly, LLVM always overrides the default assembler options by emitting the '.set noreorder', '.set nomacro' and '.set noat' directives, while GCC uses the default options if an assembly-level function contains inline assembly code. This becomes a problem when the code generated by LLVM is interleaved with inline assembly which assumes GCC-like assembler options (from Linux, for example). This patch fixes these conflicts by setting the appropriate assembler options at the beginning of an inline asm block and popping them at the end. Reviewers: dsanders Reviewed By: dsanders Subscribers: llvm-commits Differential Revision: http://reviews.llvm.org/D6637 llvm-svn: 224425
2014-12-17 11:56:16 +01:00
; CHECK: #APP
; CHECK: mtlo ${{[0-9]+}}
[mips][ias] Allow whitespace after commas in inlineasm*.ll tests. IAS always prints whitespace after a comma. NFC at the moment but this will prevent failures when IAS is enabled. llvm-svn: 253208
2015-11-16 15:14:59 +01:00
; CHECK-NEXT: madd ${{[0-9]+}}, ${{[0-9]+}}
[mips] Set GCC-compatible MIPS asssembler options before inline asm blocks. Summary: When generating MIPS assembly, LLVM always overrides the default assembler options by emitting the '.set noreorder', '.set nomacro' and '.set noat' directives, while GCC uses the default options if an assembly-level function contains inline assembly code. This becomes a problem when the code generated by LLVM is interleaved with inline assembly which assumes GCC-like assembler options (from Linux, for example). This patch fixes these conflicts by setting the appropriate assembler options at the beginning of an inline asm block and popping them at the end. Reviewers: dsanders Reviewed By: dsanders Subscribers: llvm-commits Differential Revision: http://reviews.llvm.org/D6637 llvm-svn: 224425
2014-12-17 11:56:16 +01:00
; CHECK: #NO_APP
[mips][ias] Allow whitespace after commas in inlineasm*.ll tests. IAS always prints whitespace after a comma. NFC at the moment but this will prevent failures when IAS is enabled. llvm-svn: 253208
2015-11-16 15:14:59 +01:00
; CHECK-NEXT: mflo ${{[0-9]+}}
Add support for the 'l' constraint. Patch by Jack Carter. llvm-svn: 156294
2012-05-07 08:25:15 +02:00
%bosco = alloca i32, align 4
[mips][ias] Allow whitespace after commas in inlineasm*.ll tests. IAS always prints whitespace after a comma. NFC at the moment but this will prevent failures when IAS is enabled. llvm-svn: 253208
2015-11-16 15:14:59 +01:00
call i32 asm sideeffect "\09mtlo $3 \0A\09\09madd $1, $2 ", "=l,r,r,r"(i32 7, i32 6, i32 44) nounwind
Add support for the 'l' constraint. Patch by Jack Carter. llvm-svn: 156294
2012-05-07 08:25:15 +02:00
store volatile i32 %4, i32* %bosco, align 4
[mips] Fix 'l' constraint handling for types smaller than 32 bits In case of correct using of the 'l' constraint llvm now generates valid code; otherwise it shows an error message. Initially these triggers an assertion. This commit is the same as r324869 with fixed the test's file name. llvm-svn: 324885
2018-02-12 13:21:55 +01:00
; Check the 'l' constraint for 16-bit type.
; CHECK: #APP
; CHECK: mtlo ${{[0-9]+}}
; CHECK-NEXT: madd ${{[0-9]+}}, ${{[0-9]+}}
; CHECK: #NO_APP
; CHECK-NEXT: mflo ${{[0-9]+}}
%bosco16 = alloca i16, align 4
call i16 asm sideeffect "\09mtlo $3 \0A\09\09madd $1, $2 ", "=l,r,r,r"(i32 7, i32 6, i32 44) nounwind
store volatile i16 %5, i16* %bosco16, align 4
Add support for the 'I' inline asm constraint. Also add tests from the previous 2 patches. Patch by Jack Carter. llvm-svn: 156279
2012-05-07 05:13:32 +02:00
ret i32 0
}
Reference in New Issue Copy Permalink