2017-10-19 01:33:31 +02:00
|
|
|
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
|
2017-07-12 19:32:32 +02:00
|
|
|
# RUN: llc -O0 -mtriple=aarch64-- -run-pass=instruction-select -verify-machineinstrs -global-isel %s -o - | FileCheck %s
|
|
|
|
|
|
|
|
|
|
--- |
|
|
|
|
|
target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128"
|
|
|
|
|
|
|
|
|
|
define void @implicit_def() { ret void }
|
|
|
|
|
...
|
|
|
|
|
|
|
|
|
|
---
|
|
|
|
|
name: implicit_def
|
|
|
|
|
legalized: true
|
|
|
|
|
regBankSelected: true
|
|
|
|
|
registers:
|
|
|
|
|
- { id: 0, class: gpr }
|
|
|
|
|
- { id: 1, class: gpr }
|
|
|
|
|
|
|
|
|
|
body: |
|
|
|
|
|
bb.0:
|
2017-10-19 01:33:31 +02:00
|
|
|
; CHECK-LABEL: name: implicit_def
|
|
|
|
|
; CHECK: registers:
|
|
|
|
|
; CHECK-NEXT: id: 0, class: gpr32
|
|
|
|
|
; CHECK-NEXT: id: 1, class: gpr32
|
|
|
|
|
; CHECK: [[DEF:%[0-9]+]] = IMPLICIT_DEF
|
|
|
|
|
; CHECK: [[ADDWrr:%[0-9]+]] = ADDWrr [[DEF]], [[DEF]]
|
|
|
|
|
; CHECK: %w0 = COPY [[ADDWrr]]
|
2017-07-12 19:32:32 +02:00
|
|
|
%0(s32) = G_IMPLICIT_DEF
|
|
|
|
|
%1(s32) = G_ADD %0, %0
|
|
|
|
|
%w0 = COPY %1(s32)
|
|
|
|
|
...
|
