2012-02-19 03:04:03 +01:00
|
|
|
//===-- ARM.h - Top-level interface for ARM representation ------*- C++ -*-===//
|
2006-05-15 00:18:28 +02:00
|
|
|
//
|
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
2007-12-29 21:36:04 +01:00
|
|
|
// This file is distributed under the University of Illinois Open Source
|
2006-05-15 00:18:28 +02:00
|
|
|
// License. See LICENSE.TXT for details.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//
|
|
|
|
// This file contains the entry points for global functions defined in the LLVM
|
|
|
|
// ARM back-end.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
2014-08-13 18:26:38 +02:00
|
|
|
#ifndef LLVM_LIB_TARGET_ARM_ARM_H
|
|
|
|
#define LLVM_LIB_TARGET_ARM_ARM_H
|
2006-05-15 00:18:28 +02:00
|
|
|
|
2014-03-23 00:51:00 +01:00
|
|
|
#include "llvm/Support/CodeGen.h"
|
2015-06-08 20:50:43 +02:00
|
|
|
#include <functional>
|
2017-01-27 00:40:06 +01:00
|
|
|
#include <vector>
|
2006-05-15 00:18:28 +02:00
|
|
|
|
|
|
|
namespace llvm {
|
2007-01-19 08:51:42 +01:00
|
|
|
|
2011-07-11 05:57:24 +02:00
|
|
|
class ARMAsmPrinter;
|
2009-06-26 23:28:53 +02:00
|
|
|
class ARMBaseTargetMachine;
|
2017-04-28 11:10:38 +02:00
|
|
|
class ARMRegisterBankInfo;
|
|
|
|
class ARMSubtarget;
|
2017-01-27 00:40:06 +01:00
|
|
|
struct BasicBlockInfo;
|
2015-06-08 20:50:43 +02:00
|
|
|
class Function;
|
2007-01-19 08:51:42 +01:00
|
|
|
class FunctionPass;
|
2017-04-28 11:10:38 +02:00
|
|
|
class InstructionSelector;
|
2017-01-27 00:40:06 +01:00
|
|
|
class MachineBasicBlock;
|
|
|
|
class MachineFunction;
|
2011-07-11 05:57:24 +02:00
|
|
|
class MachineInstr;
|
|
|
|
class MCInst;
|
2016-07-16 04:24:10 +02:00
|
|
|
class PassRegistry;
|
2010-09-17 20:46:17 +02:00
|
|
|
|
2009-09-28 16:30:20 +02:00
|
|
|
FunctionPass *createARMISelDag(ARMBaseTargetMachine &TM,
|
|
|
|
CodeGenOpt::Level OptLevel);
|
2013-03-15 19:28:25 +01:00
|
|
|
FunctionPass *createA15SDOptimizerPass();
|
2009-06-13 11:12:55 +02:00
|
|
|
FunctionPass *createARMLoadStoreOptimizationPass(bool PreAlloc = false);
|
2009-11-07 00:52:48 +01:00
|
|
|
FunctionPass *createARMExpandPseudoPass();
|
2007-01-19 08:51:42 +01:00
|
|
|
FunctionPass *createARMConstantIslandPass();
|
2010-12-05 23:04:16 +01:00
|
|
|
FunctionPass *createMLxExpansionPass();
|
2010-07-02 23:07:09 +02:00
|
|
|
FunctionPass *createThumb2ITBlockPass();
|
2014-04-02 11:03:43 +02:00
|
|
|
FunctionPass *createARMOptimizeBarriersPass();
|
2015-06-08 20:50:43 +02:00
|
|
|
FunctionPass *createThumb2SizeReductionPass(
|
|
|
|
std::function<bool(const Function &)> Ftor = nullptr);
|
2017-04-28 11:10:38 +02:00
|
|
|
InstructionSelector *
|
2017-05-02 11:40:49 +02:00
|
|
|
createARMInstructionSelector(const ARMBaseTargetMachine &TM, const ARMSubtarget &STI,
|
2017-04-28 11:10:38 +02:00
|
|
|
const ARMRegisterBankInfo &RBI);
|
2009-07-10 03:54:42 +02:00
|
|
|
|
2010-11-14 22:00:02 +01:00
|
|
|
void LowerARMMachineInstrToMCInst(const MachineInstr *MI, MCInst &OutMI,
|
2010-12-01 04:45:07 +01:00
|
|
|
ARMAsmPrinter &AP);
|
|
|
|
|
2016-07-22 10:39:12 +02:00
|
|
|
void computeBlockSize(MachineFunction *MF, MachineBasicBlock *MBB,
|
|
|
|
BasicBlockInfo &BBI);
|
|
|
|
std::vector<BasicBlockInfo> computeAllBlockSizes(MachineFunction *MF);
|
|
|
|
|
2016-07-16 04:24:10 +02:00
|
|
|
void initializeARMLoadStoreOptPass(PassRegistry &);
|
|
|
|
void initializeARMPreAllocLoadStoreOptPass(PassRegistry &);
|
2017-02-13 15:07:25 +01:00
|
|
|
void initializeARMConstantIslandsPass(PassRegistry &);
|
2017-09-06 00:45:23 +02:00
|
|
|
void initializeARMExpandPseudoPass(PassRegistry &);
|
2016-07-16 04:24:10 +02:00
|
|
|
|
2017-01-27 00:40:06 +01:00
|
|
|
} // end namespace llvm
|
2006-05-15 00:18:28 +02:00
|
|
|
|
2017-01-27 00:40:06 +01:00
|
|
|
#endif // LLVM_LIB_TARGET_ARM_ARM_H
|