2012-02-18 13:03:15 +01:00
|
|
|
//===-- ARMBaseRegisterInfo.h - ARM Register Information Impl ---*- C++ -*-===//
|
2009-07-08 19:28:55 +02:00
|
|
|
//
|
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
|
|
|
// This file is distributed under the University of Illinois Open Source
|
|
|
|
// License. See LICENSE.TXT for details.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//
|
|
|
|
// This file contains the base ARM implementation of TargetRegisterInfo class.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
#ifndef ARMBASEREGISTERINFO_H
|
|
|
|
#define ARMBASEREGISTERINFO_H
|
|
|
|
|
|
|
|
#include "ARM.h"
|
|
|
|
#include "llvm/Target/TargetRegisterInfo.h"
|
2011-06-27 20:32:37 +02:00
|
|
|
|
|
|
|
#define GET_REGINFO_HEADER
|
|
|
|
#include "ARMGenRegisterInfo.inc"
|
2009-07-08 19:28:55 +02:00
|
|
|
|
|
|
|
namespace llvm {
|
|
|
|
class ARMSubtarget;
|
2009-07-08 20:31:39 +02:00
|
|
|
class ARMBaseInstrInfo;
|
2009-07-08 19:28:55 +02:00
|
|
|
class Type;
|
|
|
|
|
|
|
|
/// Register allocation hints.
|
|
|
|
namespace ARMRI {
|
|
|
|
enum {
|
|
|
|
RegPairOdd = 1,
|
|
|
|
RegPairEven = 2
|
|
|
|
};
|
|
|
|
}
|
|
|
|
|
2010-11-18 20:40:05 +01:00
|
|
|
/// isARMArea1Register - Returns true if the register is a low register (r0-r7)
|
|
|
|
/// or a stack/pc register that we should push/pop.
|
2012-01-04 02:55:04 +01:00
|
|
|
static inline bool isARMArea1Register(unsigned Reg, bool isIOS) {
|
2010-11-18 20:40:05 +01:00
|
|
|
using namespace ARM;
|
|
|
|
switch (Reg) {
|
|
|
|
case R0: case R1: case R2: case R3:
|
|
|
|
case R4: case R5: case R6: case R7:
|
|
|
|
case LR: case SP: case PC:
|
|
|
|
return true;
|
|
|
|
case R8: case R9: case R10: case R11:
|
2012-01-04 02:55:04 +01:00
|
|
|
// For iOS we want r7 and lr to be next to each other.
|
|
|
|
return !isIOS;
|
2010-11-18 20:40:05 +01:00
|
|
|
default:
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2012-01-04 02:55:04 +01:00
|
|
|
static inline bool isARMArea2Register(unsigned Reg, bool isIOS) {
|
2010-11-18 20:40:05 +01:00
|
|
|
using namespace ARM;
|
|
|
|
switch (Reg) {
|
|
|
|
case R8: case R9: case R10: case R11:
|
2012-01-04 02:55:04 +01:00
|
|
|
// iOS has this second area.
|
|
|
|
return isIOS;
|
2010-11-18 20:40:05 +01:00
|
|
|
default:
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2012-01-04 02:55:04 +01:00
|
|
|
static inline bool isARMArea3Register(unsigned Reg, bool isIOS) {
|
2010-11-18 20:40:05 +01:00
|
|
|
using namespace ARM;
|
|
|
|
switch (Reg) {
|
|
|
|
case D15: case D14: case D13: case D12:
|
|
|
|
case D11: case D10: case D9: case D8:
|
|
|
|
return true;
|
|
|
|
default:
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2010-07-20 23:17:29 +02:00
|
|
|
class ARMBaseRegisterInfo : public ARMGenRegisterInfo {
|
2009-07-08 19:28:55 +02:00
|
|
|
protected:
|
2009-07-08 20:31:39 +02:00
|
|
|
const ARMBaseInstrInfo &TII;
|
2009-07-08 19:28:55 +02:00
|
|
|
const ARMSubtarget &STI;
|
|
|
|
|
|
|
|
/// FramePtr - ARM physical register used as frame ptr.
|
|
|
|
unsigned FramePtr;
|
|
|
|
|
2010-09-03 20:37:12 +02:00
|
|
|
/// BasePtr - ARM physical register used as a base ptr in complex stack
|
|
|
|
/// frames. I.e., when we need a 3rd base, not just SP and FP, due to
|
|
|
|
/// variable size stack objects.
|
|
|
|
unsigned BasePtr;
|
|
|
|
|
2009-07-08 20:31:39 +02:00
|
|
|
// Can be only subclassed.
|
2009-07-10 02:45:16 +02:00
|
|
|
explicit ARMBaseRegisterInfo(const ARMBaseInstrInfo &tii,
|
|
|
|
const ARMSubtarget &STI);
|
2009-07-08 20:31:39 +02:00
|
|
|
|
2009-07-08 22:28:28 +02:00
|
|
|
// Return the opcode that implements 'Op', or 0 if no opcode
|
|
|
|
unsigned getOpcode(int Op) const;
|
|
|
|
|
2009-07-08 20:31:39 +02:00
|
|
|
public:
|
2009-07-08 19:28:55 +02:00
|
|
|
/// Code Generation virtual methods...
|
2012-03-04 04:33:22 +01:00
|
|
|
const uint16_t *getCalleeSavedRegs(const MachineFunction *MF = 0) const;
|
2012-01-18 00:09:00 +01:00
|
|
|
const uint32_t *getCallPreservedMask(CallingConv::ID) const;
|
2009-07-08 19:28:55 +02:00
|
|
|
|
|
|
|
BitVector getReservedRegs(const MachineFunction &MF) const;
|
|
|
|
|
2010-06-02 20:54:47 +02:00
|
|
|
/// canCombineSubRegIndices - Given a register class and a list of
|
|
|
|
/// subregister indices, return true if it's possible to combine the
|
|
|
|
/// subregister indices into one that corresponds to a larger
|
|
|
|
/// subregister. Return the new subregister index by reference. Note the
|
|
|
|
/// new index may be zero if the given subregisters can be combined to
|
|
|
|
/// form the whole register.
|
|
|
|
virtual bool canCombineSubRegIndices(const TargetRegisterClass *RC,
|
|
|
|
SmallVectorImpl<unsigned> &SubIndices,
|
|
|
|
unsigned &NewSubIdx) const;
|
Teach two-address pass to do some coalescing while eliminating REG_SEQUENCE
instructions.
e.g.
%reg1026<def> = VLDMQ %reg1025<kill>, 260, pred:14, pred:%reg0
%reg1027<def> = EXTRACT_SUBREG %reg1026, 6
%reg1028<def> = EXTRACT_SUBREG %reg1026<kill>, 5
...
%reg1029<def> = REG_SEQUENCE %reg1028<kill>, 5, %reg1027<kill>, 6, %reg1028, 7, %reg1027, 8, %reg1028, 9, %reg1027, 10, %reg1030<kill>, 11, %reg1032<kill>, 12
After REG_SEQUENCE is eliminated, we are left with:
%reg1026<def> = VLDMQ %reg1025<kill>, 260, pred:14, pred:%reg0
%reg1029:6<def> = EXTRACT_SUBREG %reg1026, 6
%reg1029:5<def> = EXTRACT_SUBREG %reg1026<kill>, 5
The regular coalescer will not be able to coalesce reg1026 and reg1029 because it doesn't
know how to combine sub-register indices 5 and 6. Now 2-address pass will consult the
target whether sub-registers 5 and 6 of reg1026 can be combined to into a larger
sub-register (or combined to be reg1026 itself as is the case here). If it is possible,
it will be able to replace references of reg1026 with reg1029 + the larger sub-register
index.
llvm-svn: 103835
2010-05-15 01:21:14 +02:00
|
|
|
|
2012-05-08 00:10:26 +02:00
|
|
|
const TargetRegisterClass*
|
|
|
|
getPointerRegClass(const MachineFunction &MF, unsigned Kind = 0) const;
|
2011-08-30 03:34:54 +02:00
|
|
|
const TargetRegisterClass*
|
|
|
|
getCrossCopyRegClass(const TargetRegisterClass *RC) const;
|
2009-07-08 19:28:55 +02:00
|
|
|
|
2011-04-26 20:52:33 +02:00
|
|
|
const TargetRegisterClass*
|
|
|
|
getLargestLegalSuperClass(const TargetRegisterClass *RC) const;
|
|
|
|
|
2011-03-07 22:56:36 +01:00
|
|
|
unsigned getRegPressureLimit(const TargetRegisterClass *RC,
|
|
|
|
MachineFunction &MF) const;
|
|
|
|
|
2012-03-04 11:16:38 +01:00
|
|
|
ArrayRef<uint16_t> getRawAllocationOrder(const TargetRegisterClass *RC,
|
2011-06-17 01:31:16 +02:00
|
|
|
unsigned HintType, unsigned HintReg,
|
|
|
|
const MachineFunction &MF) const;
|
2009-07-08 19:28:55 +02:00
|
|
|
|
|
|
|
unsigned ResolveRegAllocHint(unsigned Type, unsigned Reg,
|
|
|
|
const MachineFunction &MF) const;
|
|
|
|
|
|
|
|
void UpdateRegAllocHint(unsigned Reg, unsigned NewReg,
|
|
|
|
MachineFunction &MF) const;
|
|
|
|
|
2011-04-19 20:11:45 +02:00
|
|
|
virtual bool avoidWriteAfterWrite(const TargetRegisterClass *RC) const;
|
|
|
|
|
2010-09-03 20:37:12 +02:00
|
|
|
bool hasBasePointer(const MachineFunction &MF) const;
|
2009-08-14 22:48:13 +02:00
|
|
|
|
2010-01-19 19:31:11 +01:00
|
|
|
bool canRealignStack(const MachineFunction &MF) const;
|
2009-10-27 23:45:39 +01:00
|
|
|
bool needsStackRealignment(const MachineFunction &MF) const;
|
2010-08-26 23:56:30 +02:00
|
|
|
int64_t getFrameIndexInstrOffset(const MachineInstr *MI, int Idx) const;
|
2010-08-24 23:19:33 +02:00
|
|
|
bool needsFrameBaseReg(MachineInstr *MI, int64_t Offset) const;
|
2010-12-18 00:09:14 +01:00
|
|
|
void materializeFrameBaseRegister(MachineBasicBlock *MBB,
|
2010-08-20 01:52:25 +02:00
|
|
|
unsigned BaseReg, int FrameIdx,
|
|
|
|
int64_t Offset) const;
|
2010-08-18 00:41:55 +02:00
|
|
|
void resolveFrameIndex(MachineBasicBlock::iterator I,
|
|
|
|
unsigned BaseReg, int64_t Offset) const;
|
2010-08-20 01:52:25 +02:00
|
|
|
bool isFrameOffsetLegal(const MachineInstr *MI, int64_t Offset) const;
|
2009-10-27 23:45:39 +01:00
|
|
|
|
2009-08-15 04:05:35 +02:00
|
|
|
bool cannotEliminateFrame(const MachineFunction &MF) const;
|
2009-07-08 19:28:55 +02:00
|
|
|
|
|
|
|
// Debug information queries.
|
2009-11-12 22:00:03 +01:00
|
|
|
unsigned getFrameRegister(const MachineFunction &MF) const;
|
2010-11-15 02:45:44 +01:00
|
|
|
unsigned getBaseRegister() const { return BasePtr; }
|
2009-07-08 19:28:55 +02:00
|
|
|
|
|
|
|
// Exception handling queries.
|
|
|
|
unsigned getEHExceptionRegister() const;
|
|
|
|
unsigned getEHHandlerRegister() const;
|
|
|
|
|
|
|
|
bool isLowRegister(unsigned Reg) const;
|
|
|
|
|
2009-07-08 20:31:39 +02:00
|
|
|
|
|
|
|
/// emitLoadConstPool - Emits a load from constpool to materialize the
|
|
|
|
/// specified immediate.
|
|
|
|
virtual void emitLoadConstPool(MachineBasicBlock &MBB,
|
|
|
|
MachineBasicBlock::iterator &MBBI,
|
2009-07-08 22:28:28 +02:00
|
|
|
DebugLoc dl,
|
2009-07-16 11:20:10 +02:00
|
|
|
unsigned DestReg, unsigned SubIdx,
|
|
|
|
int Val,
|
2009-07-08 20:31:39 +02:00
|
|
|
ARMCC::CondCodes Pred = ARMCC::AL,
|
2011-03-05 19:43:50 +01:00
|
|
|
unsigned PredReg = 0,
|
|
|
|
unsigned MIFlags = MachineInstr::NoFlags)const;
|
2009-07-08 20:31:39 +02:00
|
|
|
|
|
|
|
/// Code Generation virtual methods...
|
|
|
|
virtual bool isReservedReg(const MachineFunction &MF, unsigned Reg) const;
|
|
|
|
|
|
|
|
virtual bool requiresRegisterScavenging(const MachineFunction &MF) const;
|
|
|
|
|
2012-04-23 23:39:35 +02:00
|
|
|
virtual bool trackLivenessAfterRegAlloc(const MachineFunction &MF) const;
|
|
|
|
|
2009-10-20 03:26:58 +02:00
|
|
|
virtual bool requiresFrameIndexScavenging(const MachineFunction &MF) const;
|
2010-08-24 21:05:43 +02:00
|
|
|
|
|
|
|
virtual bool requiresVirtualBaseRegisters(const MachineFunction &MF) const;
|
2009-10-20 03:26:58 +02:00
|
|
|
|
2009-07-08 20:31:39 +02:00
|
|
|
virtual void eliminateCallFramePseudoInstr(MachineFunction &MF,
|
2010-06-02 23:53:11 +02:00
|
|
|
MachineBasicBlock &MBB,
|
|
|
|
MachineBasicBlock::iterator I) const;
|
2009-07-08 20:31:39 +02:00
|
|
|
|
2010-08-27 01:32:16 +02:00
|
|
|
virtual void eliminateFrameIndex(MachineBasicBlock::iterator II,
|
|
|
|
int SPAdj, RegScavenger *RS = NULL) const;
|
2009-07-08 20:31:39 +02:00
|
|
|
|
2009-07-08 19:28:55 +02:00
|
|
|
private:
|
|
|
|
unsigned getRegisterPairEven(unsigned Reg, const MachineFunction &MF) const;
|
|
|
|
|
|
|
|
unsigned getRegisterPairOdd(unsigned Reg, const MachineFunction &MF) const;
|
|
|
|
};
|
|
|
|
|
|
|
|
} // end namespace llvm
|
|
|
|
|
|
|
|
#endif
|