RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-25 04:02:41 +01:00
Code Issues Projects Releases Wiki Activity
394370b299
llvm-mirror/test/CodeGen/ARM/ldrd.ll

23 lines
523 B
LLVM
Raw Normal View History

Convert test to filecheck. llvm-svn: 82835
2009-09-26 04:41:17 +02:00
; RUN: llc < %s -mtriple=armv6-apple-darwin | FileCheck %s -check-prefix=V6
; RUN: llc < %s -mtriple=armv5-apple-darwin | FileCheck %s -check-prefix=V5
; RUN: llc < %s -mtriple=armv6-eabi | FileCheck %s -check-prefix=EABI
Part 1. - Change register allocation hint to a pair of unsigned integers. The hint type is zero (which means prefer the register specified as second part of the pair) or entirely target dependent. - Allow targets to specify alternative register allocation orders based on allocation hint. Part 2. - Use the register allocation hint system to implement more aggressive load / store multiple formation. - Aggressively form LDRD / STRD. These are formed *before* register allocation. It has to be done this way to shorten live interval of base and offset registers. e.g. v1025 = LDR v1024, 0 v1026 = LDR v1024, 0 => v1025,v1026 = LDRD v1024, 0 If this transformation isn't done before allocation, v1024 will overlap v1025 which means it more difficult to allocate a register pair. - Even with the register allocation hint, it may not be possible to get the desired allocation. In that case, the post-allocation load / store multiple pass must fix the ldrd / strd instructions. They can either become ldm / stm instructions or back to a pair of ldr / str instructions. This is work in progress, not yet enabled. llvm-svn: 73381
2009-06-15 10:28:29 +02:00
; rdar://r6949835
@b = external global i64*
define i64 @t(i64 %a) nounwind readonly {
entry:
Enable post-alloc scheduling for all ARM variants except for Thumb1. llvm-svn: 84249
2009-10-16 08:11:08 +02:00
;V6: ldrd r2, [r2]
Convert test to filecheck. llvm-svn: 82835
2009-09-26 04:41:17 +02:00
Enable post-alloc scheduling for all ARM variants except for Thumb1. llvm-svn: 84249
2009-10-16 08:11:08 +02:00
;V5: ldr r3, [r2]
;V5: ldr r2, [r2, #+4]
Convert test to filecheck. llvm-svn: 82835
2009-09-26 04:41:17 +02:00
Enable post-alloc scheduling for all ARM variants except for Thumb1. llvm-svn: 84249
2009-10-16 08:11:08 +02:00
;EABI: ldr r3, [r2]
;EABI: ldr r2, [r2, #+4]
Convert test to filecheck. llvm-svn: 82835
2009-09-26 04:41:17 +02:00
Part 1. - Change register allocation hint to a pair of unsigned integers. The hint type is zero (which means prefer the register specified as second part of the pair) or entirely target dependent. - Allow targets to specify alternative register allocation orders based on allocation hint. Part 2. - Use the register allocation hint system to implement more aggressive load / store multiple formation. - Aggressively form LDRD / STRD. These are formed *before* register allocation. It has to be done this way to shorten live interval of base and offset registers. e.g. v1025 = LDR v1024, 0 v1026 = LDR v1024, 0 => v1025,v1026 = LDRD v1024, 0 If this transformation isn't done before allocation, v1024 will overlap v1025 which means it more difficult to allocate a register pair. - Even with the register allocation hint, it may not be possible to get the desired allocation. In that case, the post-allocation load / store multiple pass must fix the ldrd / strd instructions. They can either become ldm / stm instructions or back to a pair of ldr / str instructions. This is work in progress, not yet enabled. llvm-svn: 73381
2009-06-15 10:28:29 +02:00
%0 = load i64** @b, align 4
%1 = load i64* %0, align 4
%2 = mul i64 %1, %a
ret i64 %2
}
Reference in New Issue Copy Permalink