2017-02-09 17:54:51 +00:00
|
|
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
|
|
; RUN: llc < %s -mtriple=x86_64-unknown -mattr=+bmi2 | FileCheck %s
|
|
|
|
; RUN: llc < %s -mtriple=x86_64-unknown -mcpu=core-avx2 | FileCheck %s
|
2012-09-26 08:22:37 +00:00
|
|
|
|
|
|
|
define i128 @f1(i64 %a, i64 %b) {
|
2017-02-09 17:54:51 +00:00
|
|
|
; CHECK-LABEL: f1:
|
2017-12-04 17:18:51 +00:00
|
|
|
; CHECK: # %bb.0:
|
2020-05-27 11:12:05 -07:00
|
|
|
; CHECK-NEXT: movq %rdi, %rdx
|
|
|
|
; CHECK-NEXT: mulxq %rsi, %rax, %rdx
|
2017-02-09 17:54:51 +00:00
|
|
|
; CHECK-NEXT: retq
|
2012-09-26 08:22:37 +00:00
|
|
|
%x = zext i64 %a to i128
|
|
|
|
%y = zext i64 %b to i128
|
|
|
|
%r = mul i128 %x, %y
|
|
|
|
ret i128 %r
|
|
|
|
}
|
|
|
|
|
|
|
|
define i128 @f2(i64 %a, i64* %p) {
|
2017-02-09 17:54:51 +00:00
|
|
|
; CHECK-LABEL: f2:
|
2017-12-04 17:18:51 +00:00
|
|
|
; CHECK: # %bb.0:
|
2020-05-27 11:12:05 -07:00
|
|
|
; CHECK-NEXT: movq %rdi, %rdx
|
|
|
|
; CHECK-NEXT: mulxq (%rsi), %rax, %rdx
|
2017-02-09 17:54:51 +00:00
|
|
|
; CHECK-NEXT: retq
|
2015-02-27 21:17:42 +00:00
|
|
|
%b = load i64, i64* %p
|
2012-09-26 08:22:37 +00:00
|
|
|
%x = zext i64 %a to i128
|
|
|
|
%y = zext i64 %b to i128
|
|
|
|
%r = mul i128 %x, %y
|
|
|
|
ret i128 %r
|
|
|
|
}
|