2014-01-07 02:49:11 +01:00
|
|
|
! RUN: llvm-mc %s -arch=sparc -show-encoding | FileCheck %s
|
|
|
|
|
! RUN: llvm-mc %s -arch=sparcv9 -show-encoding | FileCheck %s
|
|
|
|
|
|
|
|
|
|
! CHECK: ldsb [%i0+%l6], %o2 ! encoding: [0xd4,0x4e,0x00,0x16]
|
|
|
|
|
ldsb [%i0 + %l6], %o2
|
|
|
|
|
! CHECK: ldsb [%i0+32], %o2 ! encoding: [0xd4,0x4e,0x20,0x20]
|
|
|
|
|
ldsb [%i0 + 32], %o2
|
2015-04-29 16:54:44 +02:00
|
|
|
! CHECK: ldsb [%g1], %o4 ! encoding: [0xd8,0x48,0x40,0x00]
|
2014-01-07 02:49:11 +01:00
|
|
|
ldsb [%g1], %o4
|
Sparc: Add the "alternate address space" load/store instructions.
- Adds support for the asm syntax, which has an immediate integer
"ASI" (address space identifier) appearing after an address, before
a comma.
- Adds the various-width load, store, and swap in alternate address
space instructions. (ldsba, ldsha, lduba, lduha, lda, stba, stha,
sta, swapa)
This does not attempt to hook these instructions up to pointer address
spaces in LLVM, although that would probably be a reasonable thing to
do in the future.
Differential Revision: http://reviews.llvm.org/D8904
llvm-svn: 237581
2015-05-18 18:35:04 +02:00
|
|
|
! CHECK: ldsba [%i0+%l6] 131, %o2 ! encoding: [0xd4,0xce,0x10,0x76]
|
|
|
|
|
ldsba [%i0 + %l6] 131, %o2
|
2014-01-07 02:49:11 +01:00
|
|
|
|
|
|
|
|
! CHECK: ldsh [%i0+%l6], %o2 ! encoding: [0xd4,0x56,0x00,0x16]
|
|
|
|
|
ldsh [%i0 + %l6], %o2
|
|
|
|
|
! CHECK: ldsh [%i0+32], %o2 ! encoding: [0xd4,0x56,0x20,0x20]
|
|
|
|
|
ldsh [%i0 + 32], %o2
|
2015-04-29 16:54:44 +02:00
|
|
|
! CHECK: ldsh [%g1], %o4 ! encoding: [0xd8,0x50,0x40,0x00]
|
2014-01-07 02:49:11 +01:00
|
|
|
ldsh [%g1], %o4
|
Sparc: Add the "alternate address space" load/store instructions.
- Adds support for the asm syntax, which has an immediate integer
"ASI" (address space identifier) appearing after an address, before
a comma.
- Adds the various-width load, store, and swap in alternate address
space instructions. (ldsba, ldsha, lduba, lduha, lda, stba, stha,
sta, swapa)
This does not attempt to hook these instructions up to pointer address
spaces in LLVM, although that would probably be a reasonable thing to
do in the future.
Differential Revision: http://reviews.llvm.org/D8904
llvm-svn: 237581
2015-05-18 18:35:04 +02:00
|
|
|
! CHECK: ldsha [%i0+%l6] 131, %o2 ! encoding: [0xd4,0xd6,0x10,0x76]
|
|
|
|
|
ldsha [%i0 + %l6] 131, %o2
|
2014-01-07 02:49:11 +01:00
|
|
|
|
|
|
|
|
! CHECK: ldub [%i0+%l6], %o2 ! encoding: [0xd4,0x0e,0x00,0x16]
|
|
|
|
|
ldub [%i0 + %l6], %o2
|
|
|
|
|
! CHECK: ldub [%i0+32], %o2 ! encoding: [0xd4,0x0e,0x20,0x20]
|
|
|
|
|
ldub [%i0 + 32], %o2
|
2015-04-29 16:54:44 +02:00
|
|
|
! CHECK: ldub [%g1], %o2 ! encoding: [0xd4,0x08,0x40,0x00]
|
2014-01-07 02:49:11 +01:00
|
|
|
ldub [%g1], %o2
|
Sparc: Add the "alternate address space" load/store instructions.
- Adds support for the asm syntax, which has an immediate integer
"ASI" (address space identifier) appearing after an address, before
a comma.
- Adds the various-width load, store, and swap in alternate address
space instructions. (ldsba, ldsha, lduba, lduha, lda, stba, stha,
sta, swapa)
This does not attempt to hook these instructions up to pointer address
spaces in LLVM, although that would probably be a reasonable thing to
do in the future.
Differential Revision: http://reviews.llvm.org/D8904
llvm-svn: 237581
2015-05-18 18:35:04 +02:00
|
|
|
! CHECK: lduba [%i0+%l6] 131, %o2 ! encoding: [0xd4,0x8e,0x10,0x76]
|
|
|
|
|
lduba [%i0 + %l6] 131, %o2
|
2014-01-07 02:49:11 +01:00
|
|
|
|
|
|
|
|
! CHECK: lduh [%i0+%l6], %o2 ! encoding: [0xd4,0x16,0x00,0x16]
|
|
|
|
|
lduh [%i0 + %l6], %o2
|
|
|
|
|
! CHECK: lduh [%i0+32], %o2 ! encoding: [0xd4,0x16,0x20,0x20]
|
|
|
|
|
lduh [%i0 + 32], %o2
|
2015-04-29 16:54:44 +02:00
|
|
|
! CHECK: lduh [%g1], %o2 ! encoding: [0xd4,0x10,0x40,0x00]
|
2014-01-07 02:49:11 +01:00
|
|
|
lduh [%g1], %o2
|
Sparc: Add the "alternate address space" load/store instructions.
- Adds support for the asm syntax, which has an immediate integer
"ASI" (address space identifier) appearing after an address, before
a comma.
- Adds the various-width load, store, and swap in alternate address
space instructions. (ldsba, ldsha, lduba, lduha, lda, stba, stha,
sta, swapa)
This does not attempt to hook these instructions up to pointer address
spaces in LLVM, although that would probably be a reasonable thing to
do in the future.
Differential Revision: http://reviews.llvm.org/D8904
llvm-svn: 237581
2015-05-18 18:35:04 +02:00
|
|
|
! CHECK: lduha [%i0+%l6] 131, %o2 ! encoding: [0xd4,0x96,0x10,0x76]
|
|
|
|
|
lduha [%i0 + %l6] 131, %o2
|
2014-01-07 02:49:11 +01:00
|
|
|
|
|
|
|
|
! CHECK: ld [%i0+%l6], %o2 ! encoding: [0xd4,0x06,0x00,0x16]
|
|
|
|
|
ld [%i0 + %l6], %o2
|
|
|
|
|
! CHECK: ld [%i0+32], %o2 ! encoding: [0xd4,0x06,0x20,0x20]
|
|
|
|
|
ld [%i0 + 32], %o2
|
2015-04-29 16:54:44 +02:00
|
|
|
! CHECK: ld [%g1], %o2 ! encoding: [0xd4,0x00,0x40,0x00]
|
2014-01-07 02:49:11 +01:00
|
|
|
ld [%g1], %o2
|
Sparc: Add the "alternate address space" load/store instructions.
- Adds support for the asm syntax, which has an immediate integer
"ASI" (address space identifier) appearing after an address, before
a comma.
- Adds the various-width load, store, and swap in alternate address
space instructions. (ldsba, ldsha, lduba, lduha, lda, stba, stha,
sta, swapa)
This does not attempt to hook these instructions up to pointer address
spaces in LLVM, although that would probably be a reasonable thing to
do in the future.
Differential Revision: http://reviews.llvm.org/D8904
llvm-svn: 237581
2015-05-18 18:35:04 +02:00
|
|
|
! CHECK: lda [%i0+%l6] 131, %o2 ! encoding: [0xd4,0x86,0x10,0x76]
|
|
|
|
|
lda [%i0 + %l6] 131, %o2
|
2014-01-07 02:49:11 +01:00
|
|
|
|
[Sparc] Implement i64 load/store support for 32-bit sparc.
The LDD/STD instructions can load/store a 64bit quantity from/to
memory to/from a consecutive even/odd pair of (32-bit) registers. They
are part of SparcV8, and also present in SparcV9. (Although deprecated
there, as you can store 64bits in one register).
As recommended on llvmdev in the thread "How to enable use of 64bit
load/store for 32bit architecture" from Apr 2015, I've modeled the
64-bit load/store operations as working on a v2i32 type, rather than
making i64 a legal type, but with few legal operations. The latter
does not (currently) work, as there is much code in llvm which assumes
that if i64 is legal, operations like "add" will actually work on it.
The same assumption does not hold for v2i32 -- for vector types, it is
workable to support only load/store, and expand everything else.
This patch:
- Adds a new register class, IntPair, for even/odd pairs of registers.
- Modifies the list of reserved registers, the stack spilling code,
and register copying code to support the IntPair register class.
- Adds support in AsmParser. (note that in asm text, you write the
name of the first register of the pair only. So the parser has to
morph the single register into the equivalent paired register).
- Adds the new instructions themselves (LDD/STD/LDDA/STDA).
- Hooks up the instructions and registers as a vector type v2i32. Adds
custom legalizer to transform i64 load/stores into v2i32 load/stores
and bitcasts, so that the new instructions can actually be
generated, and marks all operations other than load/store on v2i32
as needing to be expanded.
- Copies the unfortunate SelectInlineAsm hack from ARMISelDAGToDAG.
This hack undoes the transformation of i64 operands into two
arbitrarily-allocated separate i32 registers in
SelectionDAGBuilder. and instead passes them in a single
IntPair. (Arbitrarily allocated registers are not useful, asm code
expects to be receiving a pair, which can be passed to ldd/std.)
Also adds a bunch of test cases covering all the bugs I've added along
the way.
Differential Revision: http://reviews.llvm.org/D8713
llvm-svn: 244484
2015-08-10 21:11:39 +02:00
|
|
|
! CHECK: ldd [%i0+%l6], %o2 ! encoding: [0xd4,0x1e,0x00,0x16]
|
|
|
|
|
ldd [%i0 + %l6], %o2
|
|
|
|
|
! CHECK: ldd [%i0+32], %o2 ! encoding: [0xd4,0x1e,0x20,0x20]
|
|
|
|
|
ldd [%i0 + 32], %o2
|
|
|
|
|
! CHECK: ldd [%g1], %o2 ! encoding: [0xd4,0x18,0x40,0x00]
|
|
|
|
|
ldd [%g1], %o2
|
|
|
|
|
! CHECK: ldda [%i0+%l6] 131, %o2 ! encoding: [0xd4,0x9e,0x10,0x76]
|
|
|
|
|
ldda [%i0 + %l6] 131, %o2
|
|
|
|
|
|
2014-01-07 02:49:11 +01:00
|
|
|
! CHECK: stb %o2, [%i0+%l6] ! encoding: [0xd4,0x2e,0x00,0x16]
|
|
|
|
|
stb %o2, [%i0 + %l6]
|
|
|
|
|
! CHECK: stb %o2, [%i0+32] ! encoding: [0xd4,0x2e,0x20,0x20]
|
|
|
|
|
stb %o2, [%i0 + 32]
|
2015-04-29 16:54:44 +02:00
|
|
|
! CHECK: stb %o2, [%g1] ! encoding: [0xd4,0x28,0x40,0x00]
|
2014-01-07 02:49:11 +01:00
|
|
|
stb %o2, [%g1]
|
Sparc: Add the "alternate address space" load/store instructions.
- Adds support for the asm syntax, which has an immediate integer
"ASI" (address space identifier) appearing after an address, before
a comma.
- Adds the various-width load, store, and swap in alternate address
space instructions. (ldsba, ldsha, lduba, lduha, lda, stba, stha,
sta, swapa)
This does not attempt to hook these instructions up to pointer address
spaces in LLVM, although that would probably be a reasonable thing to
do in the future.
Differential Revision: http://reviews.llvm.org/D8904
llvm-svn: 237581
2015-05-18 18:35:04 +02:00
|
|
|
! CHECK: stba %o2, [%i0+%l6] 131 ! encoding: [0xd4,0xae,0x10,0x76]
|
|
|
|
|
stba %o2, [%i0 + %l6] 131
|
2014-01-07 02:49:11 +01:00
|
|
|
|
|
|
|
|
! CHECK: sth %o2, [%i0+%l6] ! encoding: [0xd4,0x36,0x00,0x16]
|
|
|
|
|
sth %o2, [%i0 + %l6]
|
|
|
|
|
! CHECK: sth %o2, [%i0+32] ! encoding: [0xd4,0x36,0x20,0x20]
|
|
|
|
|
sth %o2, [%i0 + 32]
|
2015-04-29 16:54:44 +02:00
|
|
|
! CHECK: sth %o2, [%g1] ! encoding: [0xd4,0x30,0x40,0x00]
|
2014-01-07 02:49:11 +01:00
|
|
|
sth %o2, [%g1]
|
Sparc: Add the "alternate address space" load/store instructions.
- Adds support for the asm syntax, which has an immediate integer
"ASI" (address space identifier) appearing after an address, before
a comma.
- Adds the various-width load, store, and swap in alternate address
space instructions. (ldsba, ldsha, lduba, lduha, lda, stba, stha,
sta, swapa)
This does not attempt to hook these instructions up to pointer address
spaces in LLVM, although that would probably be a reasonable thing to
do in the future.
Differential Revision: http://reviews.llvm.org/D8904
llvm-svn: 237581
2015-05-18 18:35:04 +02:00
|
|
|
! CHECK: stha %o2, [%i0+%l6] 131 ! encoding: [0xd4,0xb6,0x10,0x76]
|
|
|
|
|
stha %o2, [%i0 + %l6] 131
|
2014-01-07 02:49:11 +01:00
|
|
|
|
|
|
|
|
! CHECK: st %o2, [%i0+%l6] ! encoding: [0xd4,0x26,0x00,0x16]
|
|
|
|
|
st %o2, [%i0 + %l6]
|
|
|
|
|
! CHECK: st %o2, [%i0+32] ! encoding: [0xd4,0x26,0x20,0x20]
|
|
|
|
|
st %o2, [%i0 + 32]
|
2015-04-29 16:54:44 +02:00
|
|
|
! CHECK: st %o2, [%g1] ! encoding: [0xd4,0x20,0x40,0x00]
|
2014-01-07 02:49:11 +01:00
|
|
|
st %o2, [%g1]
|
Sparc: Add the "alternate address space" load/store instructions.
- Adds support for the asm syntax, which has an immediate integer
"ASI" (address space identifier) appearing after an address, before
a comma.
- Adds the various-width load, store, and swap in alternate address
space instructions. (ldsba, ldsha, lduba, lduha, lda, stba, stha,
sta, swapa)
This does not attempt to hook these instructions up to pointer address
spaces in LLVM, although that would probably be a reasonable thing to
do in the future.
Differential Revision: http://reviews.llvm.org/D8904
llvm-svn: 237581
2015-05-18 18:35:04 +02:00
|
|
|
! CHECK: sta %o2, [%i0+%l6] 131 ! encoding: [0xd4,0xa6,0x10,0x76]
|
|
|
|
|
sta %o2, [%i0 + %l6] 131
|
2015-07-06 18:01:04 +02:00
|
|
|
|
[Sparc] Implement i64 load/store support for 32-bit sparc.
The LDD/STD instructions can load/store a 64bit quantity from/to
memory to/from a consecutive even/odd pair of (32-bit) registers. They
are part of SparcV8, and also present in SparcV9. (Although deprecated
there, as you can store 64bits in one register).
As recommended on llvmdev in the thread "How to enable use of 64bit
load/store for 32bit architecture" from Apr 2015, I've modeled the
64-bit load/store operations as working on a v2i32 type, rather than
making i64 a legal type, but with few legal operations. The latter
does not (currently) work, as there is much code in llvm which assumes
that if i64 is legal, operations like "add" will actually work on it.
The same assumption does not hold for v2i32 -- for vector types, it is
workable to support only load/store, and expand everything else.
This patch:
- Adds a new register class, IntPair, for even/odd pairs of registers.
- Modifies the list of reserved registers, the stack spilling code,
and register copying code to support the IntPair register class.
- Adds support in AsmParser. (note that in asm text, you write the
name of the first register of the pair only. So the parser has to
morph the single register into the equivalent paired register).
- Adds the new instructions themselves (LDD/STD/LDDA/STDA).
- Hooks up the instructions and registers as a vector type v2i32. Adds
custom legalizer to transform i64 load/stores into v2i32 load/stores
and bitcasts, so that the new instructions can actually be
generated, and marks all operations other than load/store on v2i32
as needing to be expanded.
- Copies the unfortunate SelectInlineAsm hack from ARMISelDAGToDAG.
This hack undoes the transformation of i64 operands into two
arbitrarily-allocated separate i32 registers in
SelectionDAGBuilder. and instead passes them in a single
IntPair. (Arbitrarily allocated registers are not useful, asm code
expects to be receiving a pair, which can be passed to ldd/std.)
Also adds a bunch of test cases covering all the bugs I've added along
the way.
Differential Revision: http://reviews.llvm.org/D8713
llvm-svn: 244484
2015-08-10 21:11:39 +02:00
|
|
|
! CHECK: std %o2, [%i0+%l6] ! encoding: [0xd4,0x3e,0x00,0x16]
|
|
|
|
|
std %o2, [%i0 + %l6]
|
|
|
|
|
! CHECK: std %o2, [%i0+32] ! encoding: [0xd4,0x3e,0x20,0x20]
|
|
|
|
|
std %o2, [%i0 + 32]
|
|
|
|
|
! CHECK: std %o2, [%g1] ! encoding: [0xd4,0x38,0x40,0x00]
|
|
|
|
|
std %o2, [%g1]
|
|
|
|
|
! CHECK: stda %o2, [%i0+%l6] 131 ! encoding: [0xd4,0xbe,0x10,0x76]
|
|
|
|
|
stda %o2, [%i0 + %l6] 131
|
|
|
|
|
|
2015-07-06 18:01:04 +02:00
|
|
|
! CHECK: flush %g1+%g2 ! encoding: [0x81,0xd8,0x40,0x02]
|
|
|
|
|
flush %g1 + %g2
|
|
|
|
|
! CHECK: flush %g1+8 ! encoding: [0x81,0xd8,0x60,0x08]
|
|
|
|
|
flush %g1 + 8
|
|
|
|
|
! CHECK: flush %g1 ! encoding: [0x81,0xd8,0x40,0x00]
|
|
|
|
|
flush %g1
|
|
|
|
|
! Not specified in manual, but accepted by gas.
|
|
|
|
|
! CHECK: flush %g0 ! encoding: [0x81,0xd8,0x00,0x00]
|
|
|
|
|
flush
|
