RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-31 07:52:55 +01:00
Code Issues Projects Releases Wiki Activity
67f2cc8ebf
llvm-mirror/test/CodeGen/X86/2007-07-03-GR64ToVR64.ll

21 lines
714 B
LLVM
Raw Normal View History

Fix register-dependent X86 tests. llvm-svn: 128867
2011-04-05 02:32:44 +02:00
; RUN: llc < %s -mtriple=x86_64-apple-darwin -mattr=+mmx | FileCheck %s
; CHECK: movd %rsi, [[MM0:%mm[0-9]+]]
; CHECK: movd %rdi, [[MM1:%mm[0-9]+]]
; CHECK: paddusw [[MM0]], [[MM1]]
Allow a GR64 to be moved into an MMX register via the "movd" instruction. Still need to have JIT generate this code. llvm-svn: 37863
2007-07-04 02:19:54 +02:00
Massive rewrite of MMX: The x86_mmx type is used for MMX intrinsics, parameters and return values where these use MMX registers, and is also supported in load, store, and bitcast. Only the above operations generate MMX instructions, and optimizations do not operate on or produce MMX intrinsics. MMX-sized vectors <2 x i32> etc. are lowered to XMM or split into smaller pieces. Optimizations may occur on these forms and the result casted back to x86_mmx, provided the result feeds into a previous existing x86_mmx operation. The point of all this is prevent optimizations from introducing MMX operations, which is unsafe due to the EMMS problem. llvm-svn: 115243
2010-10-01 01:57:10 +02:00
@R = external global x86_mmx ; <x86_mmx*> [#uses=1]
Allow a GR64 to be moved into an MMX register via the "movd" instruction. Still need to have JIT generate this code. llvm-svn: 37863
2007-07-04 02:19:54 +02:00
no need for eh info llvm-svn: 50658
2008-05-05 20:24:33 +02:00
define void @foo(<1 x i64> %A, <1 x i64> %B) nounwind {
Allow a GR64 to be moved into an MMX register via the "movd" instruction. Still need to have JIT generate this code. llvm-svn: 37863
2007-07-04 02:19:54 +02:00
entry:
Massive rewrite of MMX: The x86_mmx type is used for MMX intrinsics, parameters and return values where these use MMX registers, and is also supported in load, store, and bitcast. Only the above operations generate MMX instructions, and optimizations do not operate on or produce MMX intrinsics. MMX-sized vectors <2 x i32> etc. are lowered to XMM or split into smaller pieces. Optimizations may occur on these forms and the result casted back to x86_mmx, provided the result feeds into a previous existing x86_mmx operation. The point of all this is prevent optimizations from introducing MMX operations, which is unsafe due to the EMMS problem. llvm-svn: 115243
2010-10-01 01:57:10 +02:00
%tmp4 = bitcast <1 x i64> %B to x86_mmx ; <<4 x i16>> [#uses=1]
%tmp6 = bitcast <1 x i64> %A to x86_mmx ; <<4 x i16>> [#uses=1]
%tmp7 = tail call x86_mmx @llvm.x86.mmx.paddus.w( x86_mmx %tmp6, x86_mmx %tmp4 ) ; <x86_mmx> [#uses=1]
store x86_mmx %tmp7, x86_mmx* @R
Allow a GR64 to be moved into an MMX register via the "movd" instruction. Still need to have JIT generate this code. llvm-svn: 37863
2007-07-04 02:19:54 +02:00
tail call void @llvm.x86.mmx.emms( )
ret void
}
Massive rewrite of MMX: The x86_mmx type is used for MMX intrinsics, parameters and return values where these use MMX registers, and is also supported in load, store, and bitcast. Only the above operations generate MMX instructions, and optimizations do not operate on or produce MMX intrinsics. MMX-sized vectors <2 x i32> etc. are lowered to XMM or split into smaller pieces. Optimizations may occur on these forms and the result casted back to x86_mmx, provided the result feeds into a previous existing x86_mmx operation. The point of all this is prevent optimizations from introducing MMX operations, which is unsafe due to the EMMS problem. llvm-svn: 115243
2010-10-01 01:57:10 +02:00
declare x86_mmx @llvm.x86.mmx.paddus.w(x86_mmx, x86_mmx)
Allow a GR64 to be moved into an MMX register via the "movd" instruction. Still need to have JIT generate this code. llvm-svn: 37863
2007-07-04 02:19:54 +02:00
declare void @llvm.x86.mmx.emms()
Reference in New Issue Copy Permalink