RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-01 00:12:50 +01:00
Code Issues Projects Releases Wiki Activity
67ff66bd0c
llvm-mirror/test/CodeGen/X86/pr2659.ll

46 lines
1.7 KiB
LLVM
Raw Normal View History

Prepare remaining tests for -join-physreg going away. llvm-svn: 130893
2011-05-05 01:54:59 +02:00
; RUN: llc < %s -march=x86 -mtriple=i686-apple-darwin9.4.0 -disable-branch-fold | FileCheck %s
PR2659 was fixed by r61847. Add the testcase as a regression test. llvm-svn: 61986
2009-01-09 09:16:12 +01:00
; PR2659
target datalayout = "e-p:32:32:32-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:32:64-f32:32:32-f64:32:64-v64:64:64-v128:128:128-a0:0:64-f80:128:128"
target triple = "i686-apple-darwin9.4.0"
define i32 @binomial(i32 %n, i32 %k) nounwind {
entry:
%cmp = icmp ugt i32 %k, %n ; <i1> [#uses=1]
br i1 %cmp, label %ifthen, label %forcond.preheader
forcond.preheader: ; preds = %entry
%cmp44 = icmp eq i32 %k, 0 ; <i1> [#uses=1]
br i1 %cmp44, label %afterfor, label %forbody
Try again to disable critical edge splitting in CodeGenPrepare. The bug that broke i386 linux has been fixed in r115191. llvm-svn: 115204
2010-09-30 22:51:52 +02:00
; CHECK: %forcond.preheader
Try trivial remat before the coalescer gives up on a vr / physreg coalescing for fear of tying up a physical register. llvm-svn: 99575
2010-03-26 01:07:25 +01:00
; CHECK: movl $1
; CHECK-NOT: xorl
Try again to disable critical edge splitting in CodeGenPrepare. The bug that broke i386 linux has been fixed in r115191. llvm-svn: 115204
2010-09-30 22:51:52 +02:00
; CHECK-NOT: movl
In the pre-RA scheduler, maintain cmp+br proximity. This is done by pushing physical register definitions close to their use, which happens to handle flag definitions if they're not glued to the branch. This seems to be generally a good thing though, so I didn't need to add a target hook yet. The primary motivation is to generate code closer to what people expect and rule out missed opportunity from enabling macro-op fusion. As a side benefit, we get several 2-5% gains on x86 benchmarks. There is one regression: SingleSource/Benchmarks/Shootout/lists slows down be -10%. But this is an independent scheduler bug that will be tracked separately. See rdar://problem/9283108. Incidentally, pre-RA scheduling is only half the solution. Fixing the later passes is tracked by: <rdar://problem/8932804> [pre-RA-sched] on x86, attempt to schedule CMP/TEST adjacent with condition jump Fixes: <rdar://problem/9262453> Scheduler unnecessary break of cmp/jump fusion llvm-svn: 129508
2011-04-14 07:15:06 +02:00
; CHECK-NOT: LBB
Flip the new block-placement pass to be on by default. This is mostly to test the waters. I'd like to get results from FNT build bots and other bots running on non-x86 platforms. This feature has been pretty heavily tested over the last few months by me, and it fixes several of the execution time regressions caused by the inlining work by preventing inlining decisions from radically impacting block layout. I've seen very large improvements in yacr2 and ackermann benchmarks, along with the expected noise across all of the benchmark suite whenever code layout changes. I've analyzed all of the regressions and fixed them, or found them to be impossible to fix. See my email to llvmdev for more details. I'd like for this to be in 3.1 as it complements the inliner changes, but if any failures are showing up or anyone has concerns, it is just a flag flip and so can be easily turned off. I'm switching it on tonight to try and get at least one run through various folks' performance suites in case SPEC or something else has serious issues with it. I'll watch bots and revert if anything shows up. llvm-svn: 154816
2012-04-16 15:49:17 +02:00
; CHECK: je
Prepare remaining tests for -join-physreg going away. llvm-svn: 130893
2011-05-05 01:54:59 +02:00
; There should be no moves required in the for loop body.
; CHECK: %forbody
; CHECK-NOT: mov
Flip the new block-placement pass to be on by default. This is mostly to test the waters. I'd like to get results from FNT build bots and other bots running on non-x86 platforms. This feature has been pretty heavily tested over the last few months by me, and it fixes several of the execution time regressions caused by the inlining work by preventing inlining decisions from radically impacting block layout. I've seen very large improvements in yacr2 and ackermann benchmarks, along with the expected noise across all of the benchmark suite whenever code layout changes. I've analyzed all of the regressions and fixed them, or found them to be impossible to fix. See my email to llvmdev for more details. I'd like for this to be in 3.1 as it complements the inliner changes, but if any failures are showing up or anyone has concerns, it is just a flag flip and so can be easily turned off. I'm switching it on tonight to try and get at least one run through various folks' performance suites in case SPEC or something else has serious issues with it. I'll watch bots and revert if anything shows up. llvm-svn: 154816
2012-04-16 15:49:17 +02:00
; CHECK: jbe
Try trivial remat before the coalescer gives up on a vr / physreg coalescing for fear of tying up a physical register. llvm-svn: 99575
2010-03-26 01:07:25 +01:00
PR2659 was fixed by r61847. Add the testcase as a regression test. llvm-svn: 61986
2009-01-09 09:16:12 +01:00
ifthen: ; preds = %entry
ret i32 0
forbody: ; preds = %forbody, %forcond.preheader
%indvar = phi i32 [ 0, %forcond.preheader ], [ %divisor.02, %forbody ] ; <i32> [#uses=3]
%accumulator.01 = phi i32 [ 1, %forcond.preheader ], [ %div, %forbody ] ; <i32> [#uses=1]
%divisor.02 = add i32 %indvar, 1 ; <i32> [#uses=2]
%n.addr.03 = sub i32 %n, %indvar ; <i32> [#uses=1]
%mul = mul i32 %n.addr.03, %accumulator.01 ; <i32> [#uses=1]
%div = udiv i32 %mul, %divisor.02 ; <i32> [#uses=2]
%inc = add i32 %indvar, 2 ; <i32> [#uses=1]
%cmp4 = icmp ugt i32 %inc, %k ; <i1> [#uses=1]
br i1 %cmp4, label %afterfor, label %forbody
afterfor: ; preds = %forbody, %forcond.preheader
%accumulator.0.lcssa = phi i32 [ 1, %forcond.preheader ], [ %div, %forbody ] ; <i32> [#uses=1]
ret i32 %accumulator.0.lcssa
}
Reference in New Issue Copy Permalink