2015-02-01 17:15:07 +01:00
|
|
|
//===-- X86TargetFrameLowering.h - Define frame lowering for X86 -*- C++ -*-==//
|
|
|
|
|
//
|
|
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
|
//
|
|
|
|
|
// This file is distributed under the University of Illinois Open Source
|
|
|
|
|
// License. See LICENSE.TXT for details.
|
|
|
|
|
//
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
//
|
|
|
|
|
// This class implements X86-specific bits of TargetFrameLowering class.
|
|
|
|
|
//
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
|
|
#ifndef LLVM_LIB_TARGET_X86_X86FRAMELOWERING_H
|
|
|
|
|
#define LLVM_LIB_TARGET_X86_X86FRAMELOWERING_H
|
|
|
|
|
|
2017-11-03 23:32:11 +01:00
|
|
|
#include "llvm/CodeGen/TargetFrameLowering.h"
|
2015-02-01 17:15:07 +01:00
|
|
|
|
|
|
|
|
namespace llvm {
|
|
|
|
|
|
2015-06-18 22:22:12 +02:00
|
|
|
class MachineInstrBuilder;
|
2015-06-18 20:03:25 +02:00
|
|
|
class MCCFIInstruction;
|
2017-04-13 16:10:52 +02:00
|
|
|
class X86InstrInfo;
|
2015-06-17 23:50:02 +02:00
|
|
|
class X86Subtarget;
|
|
|
|
|
class X86RegisterInfo;
|
|
|
|
|
|
2015-02-01 17:15:07 +01:00
|
|
|
class X86FrameLowering : public TargetFrameLowering {
|
|
|
|
|
public:
|
2015-06-17 23:50:02 +02:00
|
|
|
X86FrameLowering(const X86Subtarget &STI, unsigned StackAlignOverride);
|
|
|
|
|
|
|
|
|
|
// Cached subtarget predicates.
|
|
|
|
|
|
|
|
|
|
const X86Subtarget &STI;
|
2017-04-13 16:10:52 +02:00
|
|
|
const X86InstrInfo &TII;
|
2015-06-18 22:32:02 +02:00
|
|
|
const X86RegisterInfo *TRI;
|
2015-06-17 23:50:02 +02:00
|
|
|
|
|
|
|
|
unsigned SlotSize;
|
|
|
|
|
|
|
|
|
|
/// Is64Bit implies that x86_64 instructions are available.
|
|
|
|
|
bool Is64Bit;
|
|
|
|
|
|
|
|
|
|
bool IsLP64;
|
|
|
|
|
|
|
|
|
|
/// True if the 64-bit frame or stack pointer should be used. True for most
|
|
|
|
|
/// 64-bit targets with the exception of x32. If this is false, 32-bit
|
|
|
|
|
/// instruction operands should be used to manipulate StackPtr and FramePtr.
|
|
|
|
|
bool Uses64BitFramePtr;
|
2015-02-01 17:15:07 +01:00
|
|
|
|
2015-06-18 20:03:25 +02:00
|
|
|
unsigned StackPtr;
|
|
|
|
|
|
2015-11-10 02:50:49 +01:00
|
|
|
/// Emit target stack probe code. This is required for all
|
2015-02-01 17:15:07 +01:00
|
|
|
/// large stack allocations on Windows. The caller is required to materialize
|
2016-10-13 17:48:48 +02:00
|
|
|
/// the number of bytes to probe in RAX/EAX.
|
|
|
|
|
void emitStackProbe(MachineFunction &MF, MachineBasicBlock &MBB,
|
|
|
|
|
MachineBasicBlock::iterator MBBI, const DebugLoc &DL,
|
|
|
|
|
bool InProlog) const;
|
2015-11-10 02:50:49 +01:00
|
|
|
|
|
|
|
|
/// Replace a StackProbe inline-stub with the actual probe code inline.
|
|
|
|
|
void inlineStackProbe(MachineFunction &MF,
|
|
|
|
|
MachineBasicBlock &PrologMBB) const override;
|
2015-02-01 17:15:07 +01:00
|
|
|
|
|
|
|
|
void emitCalleeSavedFrameMoves(MachineBasicBlock &MBB,
|
|
|
|
|
MachineBasicBlock::iterator MBBI,
|
2016-06-12 17:39:02 +02:00
|
|
|
const DebugLoc &DL) const;
|
2015-02-01 17:15:07 +01:00
|
|
|
|
|
|
|
|
/// emitProlog/emitEpilog - These methods insert prolog and epilog code into
|
|
|
|
|
/// the function.
|
[ShrinkWrap] Add (a simplified version) of shrink-wrapping.
This patch introduces a new pass that computes the safe point to insert the
prologue and epilogue of the function.
The interest is to find safe points that are cheaper than the entry and exits
blocks.
As an example and to avoid regressions to be introduce, this patch also
implements the required bits to enable the shrink-wrapping pass for AArch64.
** Context **
Currently we insert the prologue and epilogue of the method/function in the
entry and exits blocks. Although this is correct, we can do a better job when
those are not immediately required and insert them at less frequently executed
places.
The job of the shrink-wrapping pass is to identify such places.
** Motivating example **
Let us consider the following function that perform a call only in one branch of
a if:
define i32 @f(i32 %a, i32 %b) {
%tmp = alloca i32, align 4
%tmp2 = icmp slt i32 %a, %b
br i1 %tmp2, label %true, label %false
true:
store i32 %a, i32* %tmp, align 4
%tmp4 = call i32 @doSomething(i32 0, i32* %tmp)
br label %false
false:
%tmp.0 = phi i32 [ %tmp4, %true ], [ %a, %0 ]
ret i32 %tmp.0
}
On AArch64 this code generates (removing the cfi directives to ease
readabilities):
_f: ; @f
; BB#0:
stp x29, x30, [sp, #-16]!
mov x29, sp
sub sp, sp, #16 ; =16
cmp w0, w1
b.ge LBB0_2
; BB#1: ; %true
stur w0, [x29, #-4]
sub x1, x29, #4 ; =4
mov w0, wzr
bl _doSomething
LBB0_2: ; %false
mov sp, x29
ldp x29, x30, [sp], #16
ret
With shrink-wrapping we could generate:
_f: ; @f
; BB#0:
cmp w0, w1
b.ge LBB0_2
; BB#1: ; %true
stp x29, x30, [sp, #-16]!
mov x29, sp
sub sp, sp, #16 ; =16
stur w0, [x29, #-4]
sub x1, x29, #4 ; =4
mov w0, wzr
bl _doSomething
add sp, x29, #16 ; =16
ldp x29, x30, [sp], #16
LBB0_2: ; %false
ret
Therefore, we would pay the overhead of setting up/destroying the frame only if
we actually do the call.
** Proposed Solution **
This patch introduces a new machine pass that perform the shrink-wrapping
analysis (See the comments at the beginning of ShrinkWrap.cpp for more details).
It then stores the safe save and restore point into the MachineFrameInfo
attached to the MachineFunction.
This information is then used by the PrologEpilogInserter (PEI) to place the
related code at the right place. This pass runs right before the PEI.
Unlike the original paper of Chow from PLDI’88, this implementation of
shrink-wrapping does not use expensive data-flow analysis and does not need hack
to properly avoid frequently executed point. Instead, it relies on dominance and
loop properties.
The pass is off by default and each target can opt-in by setting the
EnableShrinkWrap boolean to true in their derived class of TargetPassConfig.
This setting can also be overwritten on the command line by using
-enable-shrink-wrap.
Before you try out the pass for your target, make sure you properly fix your
emitProlog/emitEpilog/adjustForXXX method to cope with basic blocks that are not
necessarily the entry block.
** Design Decisions **
1. ShrinkWrap is its own pass right now. It could frankly be merged into PEI but
for debugging and clarity I thought it was best to have its own file.
2. Right now, we only support one save point and one restore point. At some
point we can expand this to several save point and restore point, the impacted
component would then be:
- The pass itself: New algorithm needed.
- MachineFrameInfo: Hold a list or set of Save/Restore point instead of one
pointer.
- PEI: Should loop over the save point and restore point.
Anyhow, at least for this first iteration, I do not believe this is interesting
to support the complex cases. We should revisit that when we motivating
examples.
Differential Revision: http://reviews.llvm.org/D9210
<rdar://problem/3201744>
llvm-svn: 236507
2015-05-05 19:38:16 +02:00
|
|
|
void emitPrologue(MachineFunction &MF, MachineBasicBlock &MBB) const override;
|
2015-02-01 17:15:07 +01:00
|
|
|
void emitEpilogue(MachineFunction &MF, MachineBasicBlock &MBB) const override;
|
|
|
|
|
|
[ShrinkWrap] Add (a simplified version) of shrink-wrapping.
This patch introduces a new pass that computes the safe point to insert the
prologue and epilogue of the function.
The interest is to find safe points that are cheaper than the entry and exits
blocks.
As an example and to avoid regressions to be introduce, this patch also
implements the required bits to enable the shrink-wrapping pass for AArch64.
** Context **
Currently we insert the prologue and epilogue of the method/function in the
entry and exits blocks. Although this is correct, we can do a better job when
those are not immediately required and insert them at less frequently executed
places.
The job of the shrink-wrapping pass is to identify such places.
** Motivating example **
Let us consider the following function that perform a call only in one branch of
a if:
define i32 @f(i32 %a, i32 %b) {
%tmp = alloca i32, align 4
%tmp2 = icmp slt i32 %a, %b
br i1 %tmp2, label %true, label %false
true:
store i32 %a, i32* %tmp, align 4
%tmp4 = call i32 @doSomething(i32 0, i32* %tmp)
br label %false
false:
%tmp.0 = phi i32 [ %tmp4, %true ], [ %a, %0 ]
ret i32 %tmp.0
}
On AArch64 this code generates (removing the cfi directives to ease
readabilities):
_f: ; @f
; BB#0:
stp x29, x30, [sp, #-16]!
mov x29, sp
sub sp, sp, #16 ; =16
cmp w0, w1
b.ge LBB0_2
; BB#1: ; %true
stur w0, [x29, #-4]
sub x1, x29, #4 ; =4
mov w0, wzr
bl _doSomething
LBB0_2: ; %false
mov sp, x29
ldp x29, x30, [sp], #16
ret
With shrink-wrapping we could generate:
_f: ; @f
; BB#0:
cmp w0, w1
b.ge LBB0_2
; BB#1: ; %true
stp x29, x30, [sp, #-16]!
mov x29, sp
sub sp, sp, #16 ; =16
stur w0, [x29, #-4]
sub x1, x29, #4 ; =4
mov w0, wzr
bl _doSomething
add sp, x29, #16 ; =16
ldp x29, x30, [sp], #16
LBB0_2: ; %false
ret
Therefore, we would pay the overhead of setting up/destroying the frame only if
we actually do the call.
** Proposed Solution **
This patch introduces a new machine pass that perform the shrink-wrapping
analysis (See the comments at the beginning of ShrinkWrap.cpp for more details).
It then stores the safe save and restore point into the MachineFrameInfo
attached to the MachineFunction.
This information is then used by the PrologEpilogInserter (PEI) to place the
related code at the right place. This pass runs right before the PEI.
Unlike the original paper of Chow from PLDI’88, this implementation of
shrink-wrapping does not use expensive data-flow analysis and does not need hack
to properly avoid frequently executed point. Instead, it relies on dominance and
loop properties.
The pass is off by default and each target can opt-in by setting the
EnableShrinkWrap boolean to true in their derived class of TargetPassConfig.
This setting can also be overwritten on the command line by using
-enable-shrink-wrap.
Before you try out the pass for your target, make sure you properly fix your
emitProlog/emitEpilog/adjustForXXX method to cope with basic blocks that are not
necessarily the entry block.
** Design Decisions **
1. ShrinkWrap is its own pass right now. It could frankly be merged into PEI but
for debugging and clarity I thought it was best to have its own file.
2. Right now, we only support one save point and one restore point. At some
point we can expand this to several save point and restore point, the impacted
component would then be:
- The pass itself: New algorithm needed.
- MachineFrameInfo: Hold a list or set of Save/Restore point instead of one
pointer.
- PEI: Should loop over the save point and restore point.
Anyhow, at least for this first iteration, I do not believe this is interesting
to support the complex cases. We should revisit that when we motivating
examples.
Differential Revision: http://reviews.llvm.org/D9210
<rdar://problem/3201744>
llvm-svn: 236507
2015-05-05 19:38:16 +02:00
|
|
|
void adjustForSegmentedStacks(MachineFunction &MF,
|
|
|
|
|
MachineBasicBlock &PrologueMBB) const override;
|
2015-02-01 17:15:07 +01:00
|
|
|
|
[ShrinkWrap] Add (a simplified version) of shrink-wrapping.
This patch introduces a new pass that computes the safe point to insert the
prologue and epilogue of the function.
The interest is to find safe points that are cheaper than the entry and exits
blocks.
As an example and to avoid regressions to be introduce, this patch also
implements the required bits to enable the shrink-wrapping pass for AArch64.
** Context **
Currently we insert the prologue and epilogue of the method/function in the
entry and exits blocks. Although this is correct, we can do a better job when
those are not immediately required and insert them at less frequently executed
places.
The job of the shrink-wrapping pass is to identify such places.
** Motivating example **
Let us consider the following function that perform a call only in one branch of
a if:
define i32 @f(i32 %a, i32 %b) {
%tmp = alloca i32, align 4
%tmp2 = icmp slt i32 %a, %b
br i1 %tmp2, label %true, label %false
true:
store i32 %a, i32* %tmp, align 4
%tmp4 = call i32 @doSomething(i32 0, i32* %tmp)
br label %false
false:
%tmp.0 = phi i32 [ %tmp4, %true ], [ %a, %0 ]
ret i32 %tmp.0
}
On AArch64 this code generates (removing the cfi directives to ease
readabilities):
_f: ; @f
; BB#0:
stp x29, x30, [sp, #-16]!
mov x29, sp
sub sp, sp, #16 ; =16
cmp w0, w1
b.ge LBB0_2
; BB#1: ; %true
stur w0, [x29, #-4]
sub x1, x29, #4 ; =4
mov w0, wzr
bl _doSomething
LBB0_2: ; %false
mov sp, x29
ldp x29, x30, [sp], #16
ret
With shrink-wrapping we could generate:
_f: ; @f
; BB#0:
cmp w0, w1
b.ge LBB0_2
; BB#1: ; %true
stp x29, x30, [sp, #-16]!
mov x29, sp
sub sp, sp, #16 ; =16
stur w0, [x29, #-4]
sub x1, x29, #4 ; =4
mov w0, wzr
bl _doSomething
add sp, x29, #16 ; =16
ldp x29, x30, [sp], #16
LBB0_2: ; %false
ret
Therefore, we would pay the overhead of setting up/destroying the frame only if
we actually do the call.
** Proposed Solution **
This patch introduces a new machine pass that perform the shrink-wrapping
analysis (See the comments at the beginning of ShrinkWrap.cpp for more details).
It then stores the safe save and restore point into the MachineFrameInfo
attached to the MachineFunction.
This information is then used by the PrologEpilogInserter (PEI) to place the
related code at the right place. This pass runs right before the PEI.
Unlike the original paper of Chow from PLDI’88, this implementation of
shrink-wrapping does not use expensive data-flow analysis and does not need hack
to properly avoid frequently executed point. Instead, it relies on dominance and
loop properties.
The pass is off by default and each target can opt-in by setting the
EnableShrinkWrap boolean to true in their derived class of TargetPassConfig.
This setting can also be overwritten on the command line by using
-enable-shrink-wrap.
Before you try out the pass for your target, make sure you properly fix your
emitProlog/emitEpilog/adjustForXXX method to cope with basic blocks that are not
necessarily the entry block.
** Design Decisions **
1. ShrinkWrap is its own pass right now. It could frankly be merged into PEI but
for debugging and clarity I thought it was best to have its own file.
2. Right now, we only support one save point and one restore point. At some
point we can expand this to several save point and restore point, the impacted
component would then be:
- The pass itself: New algorithm needed.
- MachineFrameInfo: Hold a list or set of Save/Restore point instead of one
pointer.
- PEI: Should loop over the save point and restore point.
Anyhow, at least for this first iteration, I do not believe this is interesting
to support the complex cases. We should revisit that when we motivating
examples.
Differential Revision: http://reviews.llvm.org/D9210
<rdar://problem/3201744>
llvm-svn: 236507
2015-05-05 19:38:16 +02:00
|
|
|
void adjustForHiPEPrologue(MachineFunction &MF,
|
|
|
|
|
MachineBasicBlock &PrologueMBB) const override;
|
2015-02-01 17:15:07 +01:00
|
|
|
|
2015-07-14 19:17:13 +02:00
|
|
|
void determineCalleeSaves(MachineFunction &MF, BitVector &SavedRegs,
|
|
|
|
|
RegScavenger *RS = nullptr) const override;
|
2015-02-01 17:15:07 +01:00
|
|
|
|
|
|
|
|
bool
|
|
|
|
|
assignCalleeSavedSpillSlots(MachineFunction &MF,
|
|
|
|
|
const TargetRegisterInfo *TRI,
|
|
|
|
|
std::vector<CalleeSavedInfo> &CSI) const override;
|
|
|
|
|
|
|
|
|
|
bool spillCalleeSavedRegisters(MachineBasicBlock &MBB,
|
|
|
|
|
MachineBasicBlock::iterator MI,
|
|
|
|
|
const std::vector<CalleeSavedInfo> &CSI,
|
|
|
|
|
const TargetRegisterInfo *TRI) const override;
|
|
|
|
|
|
|
|
|
|
bool restoreCalleeSavedRegisters(MachineBasicBlock &MBB,
|
|
|
|
|
MachineBasicBlock::iterator MI,
|
2017-08-10 18:17:32 +02:00
|
|
|
std::vector<CalleeSavedInfo> &CSI,
|
2015-02-01 17:15:07 +01:00
|
|
|
const TargetRegisterInfo *TRI) const override;
|
|
|
|
|
|
|
|
|
|
bool hasFP(const MachineFunction &MF) const override;
|
|
|
|
|
bool hasReservedCallFrame(const MachineFunction &MF) const override;
|
2015-02-01 17:56:04 +01:00
|
|
|
bool canSimplifyCallFramePseudos(const MachineFunction &MF) const override;
|
|
|
|
|
bool needsFrameIndexResolution(const MachineFunction &MF) const override;
|
2015-02-01 17:15:07 +01:00
|
|
|
|
|
|
|
|
int getFrameIndexReference(const MachineFunction &MF, int FI,
|
|
|
|
|
unsigned &FrameReg) const override;
|
|
|
|
|
|
2017-04-24 20:15:00 +02:00
|
|
|
int getFrameIndexReferenceSP(const MachineFunction &MF,
|
|
|
|
|
int FI, unsigned &SPReg, int Adjustment) const;
|
2016-06-16 20:54:06 +02:00
|
|
|
int getFrameIndexReferencePreferSP(const MachineFunction &MF, int FI,
|
|
|
|
|
unsigned &FrameReg,
|
|
|
|
|
bool IgnoreSPUpdates) const override;
|
2015-02-01 17:15:07 +01:00
|
|
|
|
2016-03-31 20:33:38 +02:00
|
|
|
MachineBasicBlock::iterator
|
|
|
|
|
eliminateCallFramePseudoInstr(MachineFunction &MF, MachineBasicBlock &MBB,
|
|
|
|
|
MachineBasicBlock::iterator MI) const override;
|
2015-02-01 17:15:07 +01:00
|
|
|
|
2015-10-17 01:43:27 +02:00
|
|
|
unsigned getWinEHParentFrameOffset(const MachineFunction &MF) const override;
|
|
|
|
|
|
2015-11-13 20:06:01 +01:00
|
|
|
void processFunctionBeforeFrameFinalized(MachineFunction &MF,
|
|
|
|
|
RegScavenger *RS) const override;
|
|
|
|
|
|
2015-05-22 20:10:47 +02:00
|
|
|
/// Check the instruction before/after the passed instruction. If
|
|
|
|
|
/// it is an ADD/SUB/LEA instruction it is deleted argument and the
|
|
|
|
|
/// stack adjustment is returned as a positive value for ADD/LEA and
|
|
|
|
|
/// a negative for SUB.
|
2015-06-17 23:50:02 +02:00
|
|
|
int mergeSPUpdates(MachineBasicBlock &MBB, MachineBasicBlock::iterator &MBBI,
|
2015-06-18 20:03:25 +02:00
|
|
|
bool doMergeWithPrevious) const;
|
2015-05-22 20:10:47 +02:00
|
|
|
|
|
|
|
|
/// Emit a series of instructions to increment / decrement the stack
|
|
|
|
|
/// pointer by a constant value.
|
2015-06-17 23:50:02 +02:00
|
|
|
void emitSPUpdate(MachineBasicBlock &MBB, MachineBasicBlock::iterator &MBBI,
|
2015-06-18 22:22:12 +02:00
|
|
|
int64_t NumBytes, bool InEpilogue) const;
|
2015-05-22 20:10:47 +02:00
|
|
|
|
2015-05-27 08:28:41 +02:00
|
|
|
/// Check that LEA can be used on SP in an epilogue sequence for \p MF.
|
|
|
|
|
bool canUseLEAForSPInEpilogue(const MachineFunction &MF) const;
|
|
|
|
|
|
2016-04-27 01:44:14 +02:00
|
|
|
/// Check whether or not the given \p MBB can be used as a prologue
|
|
|
|
|
/// for the target.
|
|
|
|
|
/// The prologue will be inserted first in this basic block.
|
|
|
|
|
/// This method is used by the shrink-wrapping pass to decide if
|
|
|
|
|
/// \p MBB will be correctly handled by the target.
|
|
|
|
|
/// As soon as the target enable shrink-wrapping without overriding
|
|
|
|
|
/// this method, we assume that each basic block is a valid
|
|
|
|
|
/// prologue.
|
|
|
|
|
bool canUseAsPrologue(const MachineBasicBlock &MBB) const override;
|
|
|
|
|
|
2015-05-27 08:28:41 +02:00
|
|
|
/// Check whether or not the given \p MBB can be used as a epilogue
|
|
|
|
|
/// for the target.
|
|
|
|
|
/// The epilogue will be inserted before the first terminator of that block.
|
|
|
|
|
/// This method is used by the shrink-wrapping pass to decide if
|
|
|
|
|
/// \p MBB will be correctly handled by the target.
|
|
|
|
|
bool canUseAsEpilogue(const MachineBasicBlock &MBB) const override;
|
2015-12-10 00:08:18 +01:00
|
|
|
|
|
|
|
|
/// Returns true if the target will correctly handle shrink wrapping.
|
|
|
|
|
bool enableShrinkWrapping(const MachineFunction &MF) const override;
|
2016-02-16 00:44:13 +01:00
|
|
|
|
|
|
|
|
/// Order the symbols in the local stack.
|
|
|
|
|
/// We want to place the local stack objects in some sort of sensible order.
|
|
|
|
|
/// The heuristic we use is to try and pack them according to static number
|
|
|
|
|
/// of uses and size in order to minimize code size.
|
|
|
|
|
void orderFrameObjects(const MachineFunction &MF,
|
|
|
|
|
SmallVectorImpl<int> &ObjectsToAllocate) const override;
|
2015-05-22 20:10:47 +02:00
|
|
|
|
2015-06-18 20:03:25 +02:00
|
|
|
/// Wraps up getting a CFI index and building a MachineInstr for it.
|
|
|
|
|
void BuildCFI(MachineBasicBlock &MBB, MachineBasicBlock::iterator MBBI,
|
2016-06-12 17:39:02 +02:00
|
|
|
const DebugLoc &DL, const MCCFIInstruction &CFIInst) const;
|
2015-06-18 20:03:25 +02:00
|
|
|
|
2015-11-06 02:49:05 +01:00
|
|
|
/// Sets up EBP and optionally ESI based on the incoming EBP value. Only
|
|
|
|
|
/// needed for 32-bit. Used in funclet prologues and at catchret destinations.
|
|
|
|
|
MachineBasicBlock::iterator
|
|
|
|
|
restoreWin32EHStackPointers(MachineBasicBlock &MBB,
|
2016-06-12 17:39:02 +02:00
|
|
|
MachineBasicBlock::iterator MBBI,
|
|
|
|
|
const DebugLoc &DL, bool RestoreSP = false) const;
|
2015-11-06 02:49:05 +01:00
|
|
|
|
2015-11-03 09:17:25 +01:00
|
|
|
private:
|
|
|
|
|
uint64_t calculateMaxStackAlign(const MachineFunction &MF) const;
|
|
|
|
|
|
2015-11-10 02:50:49 +01:00
|
|
|
/// Emit target stack probe as a call to a helper function
|
2016-10-13 17:48:48 +02:00
|
|
|
void emitStackProbeCall(MachineFunction &MF, MachineBasicBlock &MBB,
|
|
|
|
|
MachineBasicBlock::iterator MBBI, const DebugLoc &DL,
|
|
|
|
|
bool InProlog) const;
|
2015-11-10 02:50:49 +01:00
|
|
|
|
|
|
|
|
/// Emit target stack probe as an inline sequence.
|
2016-10-13 17:48:48 +02:00
|
|
|
void emitStackProbeInline(MachineFunction &MF, MachineBasicBlock &MBB,
|
|
|
|
|
MachineBasicBlock::iterator MBBI,
|
|
|
|
|
const DebugLoc &DL, bool InProlog) const;
|
2015-11-10 02:50:49 +01:00
|
|
|
|
|
|
|
|
/// Emit a stub to later inline the target stack probe.
|
2016-10-13 17:48:48 +02:00
|
|
|
void emitStackProbeInlineStub(MachineFunction &MF, MachineBasicBlock &MBB,
|
|
|
|
|
MachineBasicBlock::iterator MBBI,
|
|
|
|
|
const DebugLoc &DL, bool InProlog) const;
|
2015-11-10 02:50:49 +01:00
|
|
|
|
2015-06-18 20:03:25 +02:00
|
|
|
/// Aligns the stack pointer by ANDing it with -MaxAlign.
|
|
|
|
|
void BuildStackAlignAND(MachineBasicBlock &MBB,
|
2016-06-12 17:39:02 +02:00
|
|
|
MachineBasicBlock::iterator MBBI, const DebugLoc &DL,
|
2015-11-05 22:09:49 +01:00
|
|
|
unsigned Reg, uint64_t MaxAlign) const;
|
2015-06-18 22:22:12 +02:00
|
|
|
|
2015-08-11 10:48:48 +02:00
|
|
|
/// Make small positive stack adjustments using POPs.
|
|
|
|
|
bool adjustStackWithPops(MachineBasicBlock &MBB,
|
2016-06-12 17:39:02 +02:00
|
|
|
MachineBasicBlock::iterator MBBI, const DebugLoc &DL,
|
2015-08-11 10:48:48 +02:00
|
|
|
int Offset) const;
|
|
|
|
|
|
2015-06-18 22:22:12 +02:00
|
|
|
/// Adjusts the stack pointer using LEA, SUB, or ADD.
|
|
|
|
|
MachineInstrBuilder BuildStackAdjustment(MachineBasicBlock &MBB,
|
|
|
|
|
MachineBasicBlock::iterator MBBI,
|
2016-06-12 17:39:02 +02:00
|
|
|
const DebugLoc &DL, int64_t Offset,
|
2015-06-18 22:22:12 +02:00
|
|
|
bool InEpilogue) const;
|
2015-09-09 00:44:41 +02:00
|
|
|
|
[WinEH] Find root frame correctly in CLR funclets
Summary:
The value that the CoreCLR personality passes to a funclet for the
establisher frame may be the root function's frame or may be the parent
funclet's (mostly empty) frame in the case of nested funclets. Each
funclet stores a pointer to the root frame in its own (mostly empty)
frame, as does the root function itself. All frames allocate this slot at
the same offset, measured from the post-prolog stack pointer, so that the
same sequence can accept any ancestor as an establisher frame parameter
value, and so that a single offset can be reported to the GC, which also
looks at this slot.
This change allocate the slot when processing function entry, and records
its frame index on the WinEHFuncInfo object, then inserts the code to
set/copy it during prolog emission.
Reviewers: majnemer, AndyAyers, pgavlin, rnk
Subscribers: llvm-commits
Differential Revision: http://reviews.llvm.org/D14614
llvm-svn: 252983
2015-11-13 01:39:23 +01:00
|
|
|
unsigned getPSPSlotOffsetFromSP(const MachineFunction &MF) const;
|
|
|
|
|
|
2015-10-17 01:43:27 +02:00
|
|
|
unsigned getWinEHFuncletFrameSize(const MachineFunction &MF) const;
|
2017-10-05 23:37:39 +02:00
|
|
|
|
|
|
|
|
/// Materialize the catchret target MBB in RAX.
|
|
|
|
|
void emitCatchRetReturnValue(MachineBasicBlock &MBB,
|
|
|
|
|
MachineBasicBlock::iterator MBBI,
|
|
|
|
|
MachineInstr *CatchRet) const;
|
2015-02-01 17:15:07 +01:00
|
|
|
};
|
|
|
|
|
|
2015-06-23 11:49:53 +02:00
|
|
|
} // End llvm namespace
|
2015-02-01 17:15:07 +01:00
|
|
|
|
|
|
|
|
#endif
|
