mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-22 12:33:33 +02:00
34 lines
942 B
LLVM
34 lines
942 B
LLVM
|
; RUN: llc -march=hexagon < %s | FileCheck %s
|
||
|
|
; REQUIRES: asserts
|
||
|
|
|
||
|
|
; This testcase used to crash due to putting the bitsplit instruction in a
|
||
|
|
; wrong place.
|
||
|
|
; CHECK: bitsplit
|
||
|
|
|
||
|
|
target triple = "hexagon"
|
||
|
|
|
||
|
|
define hidden fastcc i32 @fred(i32 %a0) unnamed_addr #0 {
|
||
|
|
b1:
|
||
|
|
%v2 = lshr i32 %a0, 16
|
||
|
|
%v3 = trunc i32 %v2 to i8
|
||
|
|
br i1 undef, label %b6, label %b4
|
||
|
|
|
||
|
|
b4: ; preds = %b1
|
||
|
|
%v5 = and i32 %a0, 65535
|
||
|
|
br i1 undef, label %b8, label %b9
|
||
|
|
|
||
|
|
b6: ; preds = %b1
|
||
|
|
%v7 = and i32 %a0, 65535
|
||
|
|
br label %b9
|
||
|
|
|
||
|
|
b8: ; preds = %b4
|
||
|
|
store i8 %v3, i8* undef, align 2
|
||
|
|
unreachable
|
||
|
|
|
||
|
|
b9: ; preds = %b6, %b4
|
||
|
|
%v10 = phi i32 [ %v7, %b6 ], [ %v5, %b4 ]
|
||
|
|
ret i32 %v10
|
||
|
|
}
|
||
|
|
|
||
|
|
attributes #0 = { nounwind optsize "target-cpu"="hexagonv60" "target-features"="-hvx-double,-long-calls" }
|