2010-04-17 01:04:22 +02:00
|
|
|
//===-- ARMSelectionDAGInfo.cpp - ARM SelectionDAG Info -------------------===//
|
|
|
|
//
|
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
|
|
|
// This file is distributed under the University of Illinois Open Source
|
|
|
|
// License. See LICENSE.TXT for details.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//
|
|
|
|
// This file implements the ARMSelectionDAGInfo class.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
#define DEBUG_TYPE "arm-selectiondag-info"
|
2010-05-11 19:31:57 +02:00
|
|
|
#include "ARMTargetMachine.h"
|
2011-05-22 23:41:23 +02:00
|
|
|
#include "llvm/DerivedTypes.h"
|
|
|
|
#include "llvm/CodeGen/SelectionDAG.h"
|
2010-04-17 01:04:22 +02:00
|
|
|
using namespace llvm;
|
|
|
|
|
2010-05-11 19:31:57 +02:00
|
|
|
ARMSelectionDAGInfo::ARMSelectionDAGInfo(const TargetMachine &TM)
|
|
|
|
: TargetSelectionDAGInfo(TM),
|
|
|
|
Subtarget(&TM.getSubtarget<ARMSubtarget>()) {
|
2010-04-17 01:04:22 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
ARMSelectionDAGInfo::~ARMSelectionDAGInfo() {
|
|
|
|
}
|
2010-05-11 19:31:57 +02:00
|
|
|
|
|
|
|
SDValue
|
|
|
|
ARMSelectionDAGInfo::EmitTargetCodeForMemcpy(SelectionDAG &DAG, DebugLoc dl,
|
|
|
|
SDValue Chain,
|
|
|
|
SDValue Dst, SDValue Src,
|
|
|
|
SDValue Size, unsigned Align,
|
|
|
|
bool isVolatile, bool AlwaysInline,
|
2010-09-21 07:40:29 +02:00
|
|
|
MachinePointerInfo DstPtrInfo,
|
|
|
|
MachinePointerInfo SrcPtrInfo) const {
|
2010-05-11 19:31:57 +02:00
|
|
|
// Do repeated 4-byte loads and stores. To be improved.
|
|
|
|
// This requires 4-byte alignment.
|
|
|
|
if ((Align & 3) != 0)
|
|
|
|
return SDValue();
|
2011-04-15 07:18:47 +02:00
|
|
|
// This requires the copy size to be a constant, preferably
|
2010-05-11 19:31:57 +02:00
|
|
|
// within a subtarget-specific limit.
|
|
|
|
ConstantSDNode *ConstantSize = dyn_cast<ConstantSDNode>(Size);
|
|
|
|
if (!ConstantSize)
|
|
|
|
return SDValue();
|
|
|
|
uint64_t SizeVal = ConstantSize->getZExtValue();
|
|
|
|
if (!AlwaysInline && SizeVal > Subtarget->getMaxInlineSizeThreshold())
|
|
|
|
return SDValue();
|
|
|
|
|
|
|
|
unsigned BytesLeft = SizeVal & 3;
|
|
|
|
unsigned NumMemOps = SizeVal >> 2;
|
|
|
|
unsigned EmittedNumMemOps = 0;
|
|
|
|
EVT VT = MVT::i32;
|
|
|
|
unsigned VTSize = 4;
|
|
|
|
unsigned i = 0;
|
|
|
|
const unsigned MAX_LOADS_IN_LDM = 6;
|
|
|
|
SDValue TFOps[MAX_LOADS_IN_LDM];
|
|
|
|
SDValue Loads[MAX_LOADS_IN_LDM];
|
|
|
|
uint64_t SrcOff = 0, DstOff = 0;
|
|
|
|
|
|
|
|
// Emit up to MAX_LOADS_IN_LDM loads, then a TokenFactor barrier, then the
|
|
|
|
// same number of stores. The loads and stores will get combined into
|
|
|
|
// ldm/stm later on.
|
|
|
|
while (EmittedNumMemOps < NumMemOps) {
|
|
|
|
for (i = 0;
|
|
|
|
i < MAX_LOADS_IN_LDM && EmittedNumMemOps + i < NumMemOps; ++i) {
|
|
|
|
Loads[i] = DAG.getLoad(VT, dl, Chain,
|
|
|
|
DAG.getNode(ISD::ADD, dl, MVT::i32, Src,
|
|
|
|
DAG.getConstant(SrcOff, MVT::i32)),
|
2010-09-21 07:40:29 +02:00
|
|
|
SrcPtrInfo.getWithOffset(SrcOff), isVolatile,
|
2011-11-08 19:42:53 +01:00
|
|
|
false, false, 0);
|
2010-05-11 19:31:57 +02:00
|
|
|
TFOps[i] = Loads[i].getValue(1);
|
|
|
|
SrcOff += VTSize;
|
|
|
|
}
|
|
|
|
Chain = DAG.getNode(ISD::TokenFactor, dl, MVT::Other, &TFOps[0], i);
|
|
|
|
|
|
|
|
for (i = 0;
|
|
|
|
i < MAX_LOADS_IN_LDM && EmittedNumMemOps + i < NumMemOps; ++i) {
|
|
|
|
TFOps[i] = DAG.getStore(Chain, dl, Loads[i],
|
|
|
|
DAG.getNode(ISD::ADD, dl, MVT::i32, Dst,
|
|
|
|
DAG.getConstant(DstOff, MVT::i32)),
|
2010-09-21 07:40:29 +02:00
|
|
|
DstPtrInfo.getWithOffset(DstOff),
|
|
|
|
isVolatile, false, 0);
|
2010-05-11 19:31:57 +02:00
|
|
|
DstOff += VTSize;
|
|
|
|
}
|
|
|
|
Chain = DAG.getNode(ISD::TokenFactor, dl, MVT::Other, &TFOps[0], i);
|
|
|
|
|
|
|
|
EmittedNumMemOps += i;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (BytesLeft == 0)
|
|
|
|
return Chain;
|
|
|
|
|
|
|
|
// Issue loads / stores for the trailing (1 - 3) bytes.
|
|
|
|
unsigned BytesLeftSave = BytesLeft;
|
|
|
|
i = 0;
|
|
|
|
while (BytesLeft) {
|
|
|
|
if (BytesLeft >= 2) {
|
|
|
|
VT = MVT::i16;
|
|
|
|
VTSize = 2;
|
|
|
|
} else {
|
|
|
|
VT = MVT::i8;
|
|
|
|
VTSize = 1;
|
|
|
|
}
|
|
|
|
|
|
|
|
Loads[i] = DAG.getLoad(VT, dl, Chain,
|
|
|
|
DAG.getNode(ISD::ADD, dl, MVT::i32, Src,
|
|
|
|
DAG.getConstant(SrcOff, MVT::i32)),
|
2011-11-08 19:42:53 +01:00
|
|
|
SrcPtrInfo.getWithOffset(SrcOff),
|
|
|
|
false, false, false, 0);
|
2010-05-11 19:31:57 +02:00
|
|
|
TFOps[i] = Loads[i].getValue(1);
|
|
|
|
++i;
|
|
|
|
SrcOff += VTSize;
|
|
|
|
BytesLeft -= VTSize;
|
|
|
|
}
|
|
|
|
Chain = DAG.getNode(ISD::TokenFactor, dl, MVT::Other, &TFOps[0], i);
|
|
|
|
|
|
|
|
i = 0;
|
|
|
|
BytesLeft = BytesLeftSave;
|
|
|
|
while (BytesLeft) {
|
|
|
|
if (BytesLeft >= 2) {
|
|
|
|
VT = MVT::i16;
|
|
|
|
VTSize = 2;
|
|
|
|
} else {
|
|
|
|
VT = MVT::i8;
|
|
|
|
VTSize = 1;
|
|
|
|
}
|
|
|
|
|
|
|
|
TFOps[i] = DAG.getStore(Chain, dl, Loads[i],
|
|
|
|
DAG.getNode(ISD::ADD, dl, MVT::i32, Dst,
|
|
|
|
DAG.getConstant(DstOff, MVT::i32)),
|
2010-09-21 07:40:29 +02:00
|
|
|
DstPtrInfo.getWithOffset(DstOff), false, false, 0);
|
2010-05-11 19:31:57 +02:00
|
|
|
++i;
|
|
|
|
DstOff += VTSize;
|
|
|
|
BytesLeft -= VTSize;
|
|
|
|
}
|
|
|
|
return DAG.getNode(ISD::TokenFactor, dl, MVT::Other, &TFOps[0], i);
|
|
|
|
}
|
2011-05-22 23:41:23 +02:00
|
|
|
|
|
|
|
// Adjust parameters for memset, EABI uses format (ptr, size, value),
|
|
|
|
// GNU library uses (ptr, value, size)
|
|
|
|
// See RTABI section 4.3.4
|
2011-09-13 22:30:37 +02:00
|
|
|
SDValue ARMSelectionDAGInfo::
|
|
|
|
EmitTargetCodeForMemset(SelectionDAG &DAG, DebugLoc dl,
|
|
|
|
SDValue Chain, SDValue Dst,
|
|
|
|
SDValue Src, SDValue Size,
|
|
|
|
unsigned Align, bool isVolatile,
|
|
|
|
MachinePointerInfo DstPtrInfo) const {
|
2012-02-21 21:46:00 +01:00
|
|
|
// Use default for non AAPCS (or Darwin) subtargets
|
|
|
|
if (!Subtarget->isAAPCS_ABI() || Subtarget->isTargetDarwin())
|
2011-05-22 23:41:23 +02:00
|
|
|
return SDValue();
|
|
|
|
|
|
|
|
const ARMTargetLowering &TLI =
|
|
|
|
*static_cast<const ARMTargetLowering*>(DAG.getTarget().getTargetLowering());
|
|
|
|
TargetLowering::ArgListTy Args;
|
|
|
|
TargetLowering::ArgListEntry Entry;
|
|
|
|
|
|
|
|
// First argument: data pointer
|
2011-07-18 06:54:35 +02:00
|
|
|
Type *IntPtrTy = TLI.getTargetData()->getIntPtrType(*DAG.getContext());
|
2011-05-22 23:41:23 +02:00
|
|
|
Entry.Node = Dst;
|
|
|
|
Entry.Ty = IntPtrTy;
|
|
|
|
Args.push_back(Entry);
|
|
|
|
|
|
|
|
// Second argument: buffer size
|
|
|
|
Entry.Node = Size;
|
|
|
|
Entry.Ty = IntPtrTy;
|
|
|
|
Entry.isSExt = false;
|
|
|
|
Args.push_back(Entry);
|
|
|
|
|
|
|
|
// Extend or truncate the argument to be an i32 value for the call.
|
|
|
|
if (Src.getValueType().bitsGT(MVT::i32))
|
|
|
|
Src = DAG.getNode(ISD::TRUNCATE, dl, MVT::i32, Src);
|
|
|
|
else
|
|
|
|
Src = DAG.getNode(ISD::ZERO_EXTEND, dl, MVT::i32, Src);
|
|
|
|
|
|
|
|
// Third argument: value to fill
|
|
|
|
Entry.Node = Src;
|
|
|
|
Entry.Ty = Type::getInt32Ty(*DAG.getContext());
|
|
|
|
Entry.isSExt = true;
|
|
|
|
Args.push_back(Entry);
|
|
|
|
|
|
|
|
// Emit __eabi_memset call
|
2012-05-25 18:35:28 +02:00
|
|
|
TargetLowering::CallLoweringInfo CLI(Chain,
|
2011-05-22 23:41:23 +02:00
|
|
|
Type::getVoidTy(*DAG.getContext()), // return type
|
|
|
|
false, // return sign ext
|
|
|
|
false, // return zero ext
|
|
|
|
false, // is var arg
|
|
|
|
false, // is in regs
|
|
|
|
0, // number of fixed arguments
|
|
|
|
TLI.getLibcallCallingConv(RTLIB::MEMSET), // call conv
|
|
|
|
false, // is tail call
|
2012-02-28 19:51:51 +01:00
|
|
|
false, // does not return
|
2011-05-22 23:41:23 +02:00
|
|
|
false, // is return val used
|
|
|
|
DAG.getExternalSymbol(TLI.getLibcallName(RTLIB::MEMSET),
|
|
|
|
TLI.getPointerTy()), // callee
|
2012-05-25 18:35:28 +02:00
|
|
|
Args, DAG, dl);
|
|
|
|
std::pair<SDValue,SDValue> CallResult =
|
|
|
|
TLI.LowerCallTo(CLI);
|
2011-05-22 23:41:23 +02:00
|
|
|
|
|
|
|
return CallResult.second;
|
|
|
|
}
|