mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-26 22:42:46 +02:00
42 lines
1.6 KiB
TableGen
42 lines
1.6 KiB
TableGen
|
//===-- BPFRegisterInfo.td - BPF Register defs -------------*- tablegen -*-===//
|
||
|
//
|
||
|
// The LLVM Compiler Infrastructure
|
||
|
//
|
||
|
// This file is distributed under the University of Illinois Open Source
|
||
|
// License. See LICENSE.TXT for details.
|
||
|
//
|
||
|
//===----------------------------------------------------------------------===//
|
||
|
|
||
|
//===----------------------------------------------------------------------===//
|
||
|
// Declarations that describe the BPF register file
|
||
|
//===----------------------------------------------------------------------===//
|
||
|
|
||
|
// Registers are identified with 4-bit ID numbers.
|
||
|
// Ri - 64-bit integer registers
|
||
|
class Ri<bits<16> Enc, string n> : Register<n> {
|
||
|
let Namespace = "BPF";
|
||
|
let HWEncoding = Enc;
|
||
|
}
|
||
|
|
||
|
// Integer registers
|
||
|
def R0 : Ri< 0, "r0">, DwarfRegNum<[0]>;
|
||
|
def R1 : Ri< 1, "r1">, DwarfRegNum<[1]>;
|
||
|
def R2 : Ri< 2, "r2">, DwarfRegNum<[2]>;
|
||
|
def R3 : Ri< 3, "r3">, DwarfRegNum<[3]>;
|
||
|
def R4 : Ri< 4, "r4">, DwarfRegNum<[4]>;
|
||
|
def R5 : Ri< 5, "r5">, DwarfRegNum<[5]>;
|
||
|
def R6 : Ri< 6, "r6">, DwarfRegNum<[6]>;
|
||
|
def R7 : Ri< 7, "r7">, DwarfRegNum<[7]>;
|
||
|
def R8 : Ri< 8, "r8">, DwarfRegNum<[8]>;
|
||
|
def R9 : Ri< 9, "r9">, DwarfRegNum<[9]>;
|
||
|
def R10 : Ri<10, "r10">, DwarfRegNum<[10]>;
|
||
|
def R11 : Ri<11, "r11">, DwarfRegNum<[11]>;
|
||
|
|
||
|
// Register classes.
|
||
|
def GPR : RegisterClass<"BPF", [i64], 64, (add R1, R2, R3, R4, R5,
|
||
|
R6, R7, R8, R9, // callee saved
|
||
|
R0, // return value
|
||
|
R11, // stack ptr
|
||
|
R10 // frame ptr
|
||
|
)>;
|