RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 19:23:23 +01:00
Code Issues Projects Releases Wiki Activity
8f356f681e
llvm-mirror/test/MC/AVR/inst-ret.s

12 lines
256 B
ArmAsm
Raw Normal View History

[AVR] Add all of the machine code test suite Summary: This adds all of the AVR machine code tests. Reviewers: arsenm, kparzysz Subscribers: wdng, japaric Differential Revision: https://reviews.llvm.org/D26387 llvm-svn: 286417
2016-11-10 00:46:25 +01:00
; RUN: llvm-mc -triple avr -show-encoding < %s | FileCheck %s
[AVR] Add disassembly tests for supported instructions The disassembler of the AVR backend is incomplete: most instructions do not correctly disassemble yet. This patch is the first in a series to add disassembly support to the AVR backend. It starts with adding disassembler tests for instructions that already disassemble correctly. Differential Revision: https://reviews.llvm.org/D73911
2020-02-03 20:01:44 +01:00
; RUN: llvm-mc -filetype=obj -triple avr < %s | llvm-objdump -d - | FileCheck -check-prefix=CHECK-INST %s
[AVR] Add all of the machine code test suite Summary: This adds all of the AVR machine code tests. Reviewers: arsenm, kparzysz Subscribers: wdng, japaric Differential Revision: https://reviews.llvm.org/D26387 llvm-svn: 286417
2016-11-10 00:46:25 +01:00
foo:
ret
; CHECK: ret ; encoding: [0x08,0x95]
[AVR] Add disassembly tests for supported instructions The disassembler of the AVR backend is incomplete: most instructions do not correctly disassemble yet. This patch is the first in a series to add disassembly support to the AVR backend. It starts with adding disassembler tests for instructions that already disassemble correctly. Differential Revision: https://reviews.llvm.org/D73911
2020-02-03 20:01:44 +01:00
; CHECK-INST: ret
Reference in New Issue Copy Permalink