RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-02-01 05:01:59 +01:00
Code Issues Projects Releases Wiki Activity
llvm-mirror/test/MC/RISCV/cfi-regs-invalid.s

8 lines
292 B
ArmAsm
Raw Normal View History

[RISCV] Fix RISCVAsmParser::ParseRegister and add tests RISCVAsmParser::ParseRegister is called from AsmParser::parseRegisterOrNumber, which in turn is called when processing CFI directives. The RISC-V implementation wasn't setting RegNo, and so was incorrect. This patch address that and adds cfi directive tests that demonstrate the fix. A follow-up patch will factor out the register parsing logic shared between ParseRegister and parseRegister. llvm-svn: 356329
2019-03-17 12:00:58 +00:00
# RUN: not llvm-mc -triple riscv32 < %s 2>&1 | FileCheck %s
# RUN: not llvm-mc -triple riscv64 < %s 2>&1 | FileCheck %s
.cfi_startproc
.cfi_offset x00, 0 # CHECK: :[[@LINE]]:16: error: invalid register name
.cfi_offset a8, 8 # CHECK: :[[@LINE]]:15: error: invalid register name
.cfi_endproc
Reference in New Issue Copy Permalink