2011-04-15 23:51:11 +02:00
|
|
|
//===-- MipsTargetMachine.cpp - Define TargetMachine for Mips -------------===//
|
2007-06-06 09:42:06 +02:00
|
|
|
//
|
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
2007-12-29 21:36:04 +01:00
|
|
|
// This file is distributed under the University of Illinois Open Source
|
|
|
|
// License. See LICENSE.TXT for details.
|
2007-06-06 09:42:06 +02:00
|
|
|
//
|
2011-04-15 23:51:11 +02:00
|
|
|
//===----------------------------------------------------------------------===//
|
2007-06-06 09:42:06 +02:00
|
|
|
//
|
|
|
|
// Implements the info about Mips target spec.
|
|
|
|
//
|
2011-04-15 23:51:11 +02:00
|
|
|
//===----------------------------------------------------------------------===//
|
2007-06-06 09:42:06 +02:00
|
|
|
|
|
|
|
#include "Mips.h"
|
|
|
|
#include "MipsTargetMachine.h"
|
|
|
|
#include "llvm/PassManager.h"
|
2011-08-24 20:08:43 +02:00
|
|
|
#include "llvm/Support/TargetRegistry.h"
|
2007-06-06 09:42:06 +02:00
|
|
|
using namespace llvm;
|
|
|
|
|
2009-07-25 08:49:55 +02:00
|
|
|
extern "C" void LLVMInitializeMipsTarget() {
|
|
|
|
// Register the target.
|
2011-09-21 05:00:58 +02:00
|
|
|
RegisterTargetMachine<MipsebTargetMachine> X(TheMipsTarget);
|
2009-08-03 04:22:28 +02:00
|
|
|
RegisterTargetMachine<MipselTargetMachine> Y(TheMipselTarget);
|
2011-09-21 05:00:58 +02:00
|
|
|
RegisterTargetMachine<Mips64ebTargetMachine> A(TheMips64Target);
|
|
|
|
RegisterTargetMachine<Mips64elTargetMachine> B(TheMips64elTarget);
|
2007-06-06 09:42:06 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
// DataLayout --> Big-endian, 32-bit pointer/ABI/alignment
|
2007-08-28 07:13:42 +02:00
|
|
|
// The stack is always 8 byte aligned
|
|
|
|
// On function prologue, the stack is created by decrementing
|
|
|
|
// its pointer. Once decremented, all references are done with positive
|
2010-11-15 01:06:54 +01:00
|
|
|
// offset from the stack/frame pointer, using StackGrowsUp enables
|
2008-08-06 08:14:43 +02:00
|
|
|
// an easier handling.
|
Several changes to Mips backend, experimental fp support being the most
important.
- Cleanup in the Subtarget info with addition of new features, not all support
yet, but they allow the future inclusion of features easier. Among new features,
we have : Arch family info (mips1, mips2, ...), ABI info (o32, eabi), 64-bit
integer
and float registers, allegrex vector FPU (VFPU), single float only support.
- TargetMachine now detects allegrex core.
- Added allegrex (Mips32r2) sext_inreg instructions.
- *Added Float Point Instructions*, handling single float only, and
aliased accesses for 32-bit FPUs.
- Some cleanup in FP instruction formats and FP register classes.
- Calling conventions improved to support mips 32-bit EABI.
- Added Asm Printer support for fp cond codes.
- Added support for sret copy to a return register.
- EABI support added into LowerCALL and FORMAL_ARGS.
- MipsFunctionInfo now keeps a virtual register per function to track the
sret on function entry until function ret.
- MipsInstrInfo FP support into methods (isMoveInstr, isLoadFromStackSlot, ...),
FP cond codes mapping and initial FP Branch Analysis.
- Two new Mips SDNode to handle fp branch and compare instructions : FPBrcond,
FPCmp
- MipsTargetLowering : handling different FP classes, Allegrex support, sret
return copy, no homing location within EABI, non 32-bit stack objects
arguments, and asm constraint for float.
llvm-svn: 53146
2008-07-05 21:05:21 +02:00
|
|
|
// Using CodeModel::Large enables different CALL behavior.
|
2007-06-06 09:42:06 +02:00
|
|
|
MipsTargetMachine::
|
2011-07-19 08:37:02 +02:00
|
|
|
MipsTargetMachine(const Target &T, StringRef TT,
|
2011-12-02 23:16:29 +01:00
|
|
|
StringRef CPU, StringRef FS, const TargetOptions &Options,
|
2011-07-20 09:51:56 +02:00
|
|
|
Reloc::Model RM, CodeModel::Model CM,
|
2011-11-16 09:38:26 +01:00
|
|
|
CodeGenOpt::Level OL,
|
2011-12-02 23:16:29 +01:00
|
|
|
bool isLittle)
|
|
|
|
: LLVMTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL),
|
|
|
|
Subtarget(TT, CPU, FS, isLittle),
|
|
|
|
DataLayout(isLittle ?
|
|
|
|
(Subtarget.isABI_N64() ?
|
|
|
|
"e-p:64:64:64-i8:8:32-i16:16:32-i64:64:64-f128:128:128-n32" :
|
|
|
|
"e-p:32:32:32-i8:8:32-i16:16:32-i64:64:64-n32") :
|
|
|
|
(Subtarget.isABI_N64() ?
|
|
|
|
"E-p:64:64:64-i8:8:32-i16:16:32-i64:64:64-f128:128:128-n32" :
|
|
|
|
"E-p:32:32:32-i8:8:32-i16:16:32-i64:64:64-n32")),
|
|
|
|
InstrInfo(*this),
|
|
|
|
FrameLowering(Subtarget),
|
|
|
|
TLInfo(*this), TSInfo(*this), JITInfo() {
|
2007-10-09 05:01:19 +02:00
|
|
|
}
|
2007-06-06 09:42:06 +02:00
|
|
|
|
2011-09-21 05:00:58 +02:00
|
|
|
MipsebTargetMachine::
|
|
|
|
MipsebTargetMachine(const Target &T, StringRef TT,
|
2011-12-02 23:16:29 +01:00
|
|
|
StringRef CPU, StringRef FS, const TargetOptions &Options,
|
2011-11-16 09:38:26 +01:00
|
|
|
Reloc::Model RM, CodeModel::Model CM,
|
2011-12-02 23:16:29 +01:00
|
|
|
CodeGenOpt::Level OL)
|
|
|
|
: MipsTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL, false) {}
|
2011-09-21 05:00:58 +02:00
|
|
|
|
2008-06-04 03:45:25 +02:00
|
|
|
MipselTargetMachine::
|
2011-07-19 08:37:02 +02:00
|
|
|
MipselTargetMachine(const Target &T, StringRef TT,
|
2011-12-02 23:16:29 +01:00
|
|
|
StringRef CPU, StringRef FS, const TargetOptions &Options,
|
2011-11-16 09:38:26 +01:00
|
|
|
Reloc::Model RM, CodeModel::Model CM,
|
2011-12-02 23:16:29 +01:00
|
|
|
CodeGenOpt::Level OL)
|
|
|
|
: MipsTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL, true) {}
|
2008-06-04 03:45:25 +02:00
|
|
|
|
2011-09-21 05:00:58 +02:00
|
|
|
Mips64ebTargetMachine::
|
|
|
|
Mips64ebTargetMachine(const Target &T, StringRef TT,
|
2011-12-02 23:16:29 +01:00
|
|
|
StringRef CPU, StringRef FS, const TargetOptions &Options,
|
2011-11-16 09:38:26 +01:00
|
|
|
Reloc::Model RM, CodeModel::Model CM,
|
2011-12-02 23:16:29 +01:00
|
|
|
CodeGenOpt::Level OL)
|
|
|
|
: MipsTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL, false) {}
|
2011-09-21 05:00:58 +02:00
|
|
|
|
|
|
|
Mips64elTargetMachine::
|
|
|
|
Mips64elTargetMachine(const Target &T, StringRef TT,
|
2011-12-02 23:16:29 +01:00
|
|
|
StringRef CPU, StringRef FS, const TargetOptions &Options,
|
2011-11-16 09:38:26 +01:00
|
|
|
Reloc::Model RM, CodeModel::Model CM,
|
2011-12-02 23:16:29 +01:00
|
|
|
CodeGenOpt::Level OL)
|
|
|
|
: MipsTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL, true) {}
|
2011-09-21 05:00:58 +02:00
|
|
|
|
2010-11-15 01:06:54 +01:00
|
|
|
// Install an instruction selector pass using
|
2007-06-06 09:42:06 +02:00
|
|
|
// the ISelDag to gen Mips code.
|
|
|
|
bool MipsTargetMachine::
|
2011-11-16 09:38:26 +01:00
|
|
|
addInstSelector(PassManagerBase &PM)
|
2010-01-20 07:34:14 +01:00
|
|
|
{
|
2007-06-06 09:42:06 +02:00
|
|
|
PM.add(createMipsISelDag(*this));
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2010-11-15 01:06:54 +01:00
|
|
|
// Implemented by targets that want to run passes immediately before
|
|
|
|
// machine code is emitted. return true if -print-machineinstrs should
|
2007-06-06 09:42:06 +02:00
|
|
|
// print out the code after the passes.
|
|
|
|
bool MipsTargetMachine::
|
2011-11-16 09:38:26 +01:00
|
|
|
addPreEmitPass(PassManagerBase &PM)
|
2007-06-06 09:42:06 +02:00
|
|
|
{
|
2007-08-18 03:58:15 +02:00
|
|
|
PM.add(createMipsDelaySlotFillerPass(*this));
|
|
|
|
return true;
|
2007-06-06 09:42:06 +02:00
|
|
|
}
|
2011-04-15 21:52:08 +02:00
|
|
|
|
2011-05-04 19:54:27 +02:00
|
|
|
bool MipsTargetMachine::
|
2011-11-16 09:38:26 +01:00
|
|
|
addPreRegAlloc(PassManagerBase &PM) {
|
2011-09-27 18:58:43 +02:00
|
|
|
// Do not restore $gp if target is Mips64.
|
|
|
|
// In N32/64, $gp is a callee-saved register.
|
|
|
|
if (!Subtarget.hasMips64())
|
|
|
|
PM.add(createMipsEmitGPRestorePass(*this));
|
2011-05-04 19:54:27 +02:00
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
2011-04-15 21:52:08 +02:00
|
|
|
bool MipsTargetMachine::
|
2011-11-16 09:38:26 +01:00
|
|
|
addPostRegAlloc(PassManagerBase &PM) {
|
2011-04-15 21:52:08 +02:00
|
|
|
PM.add(createMipsExpandPseudoPass(*this));
|
|
|
|
return true;
|
|
|
|
}
|
2011-07-21 18:28:51 +02:00
|
|
|
|
|
|
|
bool MipsTargetMachine::addCodeEmitter(PassManagerBase &PM,
|
2011-11-16 09:38:26 +01:00
|
|
|
JITCodeEmitter &JCE) {
|
2011-07-21 18:28:51 +02:00
|
|
|
// Machine code emitter pass for Mips.
|
|
|
|
PM.add(createMipsJITCodeEmitterPass(*this, JCE));
|
|
|
|
return false;
|
|
|
|
}
|