mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-23 04:52:54 +02:00
48 lines
1.3 KiB
C
48 lines
1.3 KiB
C
|
//===-- SIRegisterInfo.h - SI Register Info Interface ----------*- C++ -*--===//
|
||
|
//
|
||
|
// The LLVM Compiler Infrastructure
|
||
|
//
|
||
|
// This file is distributed under the University of Illinois Open Source
|
||
|
// License. See LICENSE.TXT for details.
|
||
|
//
|
||
|
//===----------------------------------------------------------------------===//
|
||
|
//
|
||
|
/// \file
|
||
|
/// \brief Interface definition for SIRegisterInfo
|
||
|
//
|
||
|
//===----------------------------------------------------------------------===//
|
||
|
|
||
|
|
||
|
#ifndef SIREGISTERINFO_H_
|
||
|
#define SIREGISTERINFO_H_
|
||
|
|
||
|
#include "AMDGPURegisterInfo.h"
|
||
|
|
||
|
namespace llvm {
|
||
|
|
||
|
class AMDGPUTargetMachine;
|
||
|
class TargetInstrInfo;
|
||
|
|
||
|
struct SIRegisterInfo : public AMDGPURegisterInfo {
|
||
|
AMDGPUTargetMachine &TM;
|
||
|
const TargetInstrInfo &TII;
|
||
|
|
||
|
SIRegisterInfo(AMDGPUTargetMachine &tm, const TargetInstrInfo &tii);
|
||
|
|
||
|
virtual BitVector getReservedRegs(const MachineFunction &MF) const;
|
||
|
|
||
|
/// \param RC is an AMDIL reg class.
|
||
|
///
|
||
|
/// \returns the SI register class that is equivalent to \p RC.
|
||
|
virtual const TargetRegisterClass *
|
||
|
getISARegClass(const TargetRegisterClass *RC) const;
|
||
|
|
||
|
/// \brief get the register class of the specified type to use in the
|
||
|
/// CFGStructurizer
|
||
|
virtual const TargetRegisterClass * getCFGStructurizerRegClass(MVT VT) const;
|
||
|
};
|
||
|
|
||
|
} // End namespace llvm
|
||
|
|
||
|
#endif // SIREGISTERINFO_H_
|