2019-06-06 00:33:10 +02:00
|
|
|
; Test strict extensions of f32 to f64.
|
|
|
|
;
|
2019-06-26 19:19:12 +02:00
|
|
|
; RUN: llc < %s -mtriple=s390x-linux-gnu | FileCheck %s
|
2019-06-06 00:33:10 +02:00
|
|
|
|
|
|
|
declare double @llvm.experimental.constrained.fpext.f64.f32(float, metadata)
|
|
|
|
|
|
|
|
; Check register extension.
|
2019-10-04 19:03:46 +02:00
|
|
|
define double @f1(float %val) #0 {
|
2019-06-06 00:33:10 +02:00
|
|
|
; CHECK-LABEL: f1:
|
|
|
|
; CHECK: ldebr %f0, %f0
|
|
|
|
; CHECK: br %r14
|
|
|
|
%res = call double @llvm.experimental.constrained.fpext.f64.f32(float %val,
|
2019-10-04 19:03:46 +02:00
|
|
|
metadata !"fpexcept.strict") #0
|
2019-06-06 00:33:10 +02:00
|
|
|
ret double %res
|
|
|
|
}
|
|
|
|
|
2019-06-26 19:19:12 +02:00
|
|
|
; Check the low end of the LDEB range.
|
2019-10-04 19:03:46 +02:00
|
|
|
define double @f2(float *%ptr) #0 {
|
2019-06-06 00:33:10 +02:00
|
|
|
; CHECK-LABEL: f2:
|
2019-06-26 19:19:12 +02:00
|
|
|
; CHECK: ldeb %f0, 0(%r2)
|
|
|
|
; CHECK: br %r14
|
|
|
|
%val = load float, float *%ptr
|
|
|
|
%res = call double @llvm.experimental.constrained.fpext.f64.f32(float %val,
|
2019-10-04 19:03:46 +02:00
|
|
|
metadata !"fpexcept.strict") #0
|
2019-06-26 19:19:12 +02:00
|
|
|
ret double %res
|
|
|
|
}
|
|
|
|
|
|
|
|
; Check the high end of the aligned LDEB range.
|
2019-10-04 19:03:46 +02:00
|
|
|
define double @f3(float *%base) #0 {
|
2019-06-26 19:19:12 +02:00
|
|
|
; CHECK-LABEL: f3:
|
|
|
|
; CHECK: ldeb %f0, 4092(%r2)
|
|
|
|
; CHECK: br %r14
|
|
|
|
%ptr = getelementptr float, float *%base, i64 1023
|
|
|
|
%val = load float, float *%ptr
|
|
|
|
%res = call double @llvm.experimental.constrained.fpext.f64.f32(float %val,
|
2019-10-04 19:03:46 +02:00
|
|
|
metadata !"fpexcept.strict") #0
|
2019-06-26 19:19:12 +02:00
|
|
|
ret double %res
|
|
|
|
}
|
|
|
|
|
|
|
|
; Check the next word up, which needs separate address logic.
|
|
|
|
; Other sequences besides this one would be OK.
|
2019-10-04 19:03:46 +02:00
|
|
|
define double @f4(float *%base) #0 {
|
2019-06-26 19:19:12 +02:00
|
|
|
; CHECK-LABEL: f4:
|
|
|
|
; CHECK: aghi %r2, 4096
|
|
|
|
; CHECK: ldeb %f0, 0(%r2)
|
|
|
|
; CHECK: br %r14
|
|
|
|
%ptr = getelementptr float, float *%base, i64 1024
|
|
|
|
%val = load float, float *%ptr
|
|
|
|
%res = call double @llvm.experimental.constrained.fpext.f64.f32(float %val,
|
2019-10-04 19:03:46 +02:00
|
|
|
metadata !"fpexcept.strict") #0
|
2019-06-26 19:19:12 +02:00
|
|
|
ret double %res
|
|
|
|
}
|
|
|
|
|
|
|
|
; Check negative displacements, which also need separate address logic.
|
2019-10-04 19:03:46 +02:00
|
|
|
define double @f5(float *%base) #0 {
|
2019-06-26 19:19:12 +02:00
|
|
|
; CHECK-LABEL: f5:
|
|
|
|
; CHECK: aghi %r2, -4
|
|
|
|
; CHECK: ldeb %f0, 0(%r2)
|
2019-06-06 00:33:10 +02:00
|
|
|
; CHECK: br %r14
|
2019-06-26 19:19:12 +02:00
|
|
|
%ptr = getelementptr float, float *%base, i64 -1
|
2019-06-06 00:33:10 +02:00
|
|
|
%val = load float, float *%ptr
|
|
|
|
%res = call double @llvm.experimental.constrained.fpext.f64.f32(float %val,
|
2019-10-04 19:03:46 +02:00
|
|
|
metadata !"fpexcept.strict") #0
|
2019-06-06 00:33:10 +02:00
|
|
|
ret double %res
|
|
|
|
}
|
|
|
|
|
2019-06-26 19:19:12 +02:00
|
|
|
; Check that LDEB allows indices.
|
2019-10-04 19:03:46 +02:00
|
|
|
define double @f6(float *%base, i64 %index) #0 {
|
2019-06-26 19:19:12 +02:00
|
|
|
; CHECK-LABEL: f6:
|
|
|
|
; CHECK: sllg %r1, %r3, 2
|
|
|
|
; CHECK: ldeb %f0, 400(%r1,%r2)
|
|
|
|
; CHECK: br %r14
|
|
|
|
%ptr1 = getelementptr float, float *%base, i64 %index
|
|
|
|
%ptr2 = getelementptr float, float *%ptr1, i64 100
|
|
|
|
%val = load float, float *%ptr2
|
|
|
|
%res = call double @llvm.experimental.constrained.fpext.f64.f32(float %val,
|
2019-10-04 19:03:46 +02:00
|
|
|
metadata !"fpexcept.strict") #0
|
2019-06-26 19:19:12 +02:00
|
|
|
ret double %res
|
|
|
|
}
|
|
|
|
|
2019-10-04 19:03:46 +02:00
|
|
|
attributes #0 = { strictfp }
|