1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-22 12:33:33 +02:00
llvm-mirror/test/MC/X86/intel-syntax-invalid-basereg.s

8 lines
203 B
ArmAsm
Raw Normal View History

// RUN: not llvm-mc -triple x86_64-unknown-unknown %s 2> %t.err
// RUN: FileCheck < %t.err %s
.intel_syntax
// CHECK: error: base register is 64-bit, but index register is not
lea rax, [rdi + edx]