RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 03:02:36 +01:00
Code Issues Projects Releases Wiki Activity
d30f6cb8e4
llvm-mirror/test/MC/VE/BSIC.s

29 lines
995 B
ArmAsm
Raw Normal View History

[VE] Support branch instructions in MC layer Summary: Add regression tests of asmparser, mccodeemitter, and disassembler for branch instructions. In order to support them, we enhance asmparser by adding splitting mnemonic mechanism, e.g. "bgt.l.t" into "b", "gt", and ".l.t", and parsing mechanism for AS style memory addressing. We also implment encoding and decoding mechanism for branch instructions. Differential Revision: https://reviews.llvm.org/D81215
2020-06-05 15:43:29 +02:00
# RUN: llvm-mc -triple=ve --show-encoding < %s \
# RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
# RUN: llvm-mc -triple=ve -filetype=obj < %s | llvm-objdump -d - \
# RUN: | FileCheck %s --check-prefixes=CHECK-INST
# CHECK-INST: bsic %s11, 23
# CHECK-ENCODING: encoding: [0x17,0x00,0x00,0x00,0x00,0x00,0x0b,0x08]
bsic %s11, 23
# CHECK-INST: bsic %s63, 324(, %s11)
# CHECK-ENCODING: encoding: [0x44,0x01,0x00,0x00,0x8b,0x00,0x3f,0x08]
bsic %s63, 324(,%s11)
# CHECK-INST: bsic %s11, 324(%s10)
# CHECK-ENCODING: encoding: [0x44,0x01,0x00,0x00,0x00,0x8a,0x0b,0x08]
bsic %s11, 324(%s10 )
# CHECK-INST: bsic %s11, 324(%s13, %s11)
# CHECK-ENCODING: encoding: [0x44,0x01,0x00,0x00,0x8b,0x8d,0x0b,0x08]
bsic %s11, 324 (%s13,%s11)
# CHECK-INST: bsic %s11, (%s10)
# CHECK-ENCODING: encoding: [0x00,0x00,0x00,0x00,0x00,0x8a,0x0b,0x08]
bsic %s11, (%s10)
# CHECK-INST: bsic %s11, (, %s12)
# CHECK-ENCODING: encoding: [0x00,0x00,0x00,0x00,0x8c,0x00,0x0b,0x08]
bsic %s11, (,%s12)
Reference in New Issue Copy Permalink