2012-12-04 17:18:08 +01:00
|
|
|
; RUN: llc -mcpu=pwr7 -O0 <%s | FileCheck %s
|
|
|
|
|
|
|
|
; Test correct assembly code generation for thread-local storage
|
|
|
|
; using the initial-exec model.
|
|
|
|
|
|
|
|
target datalayout = "E-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-f128:128:128-v128:128:128-n32:64"
|
|
|
|
target triple = "powerpc64-unknown-linux-gnu"
|
|
|
|
|
|
|
|
@a = external thread_local global i32
|
|
|
|
|
|
|
|
define signext i32 @main() nounwind {
|
|
|
|
entry:
|
|
|
|
%retval = alloca i32, align 4
|
|
|
|
store i32 0, i32* %retval
|
|
|
|
%0 = load i32* @a, align 4
|
|
|
|
ret i32 %0
|
|
|
|
}
|
|
|
|
|
This patch improves the 64-bit PowerPC InitialExec TLS support by providing
for a wider range of GOT entries that can hold thread-relative offsets.
This matches the behavior of GCC, which was not documented in the PPC64 TLS
ABI. The ABI will be updated with the new code sequence.
Former sequence:
ld 9,x@got@tprel(2)
add 9,9,x@tls
New sequence:
addis 9,2,x@got@tprel@ha
ld 9,x@got@tprel@l(9)
add 9,9,x@tls
Note that a linker optimization exists to transform the new sequence into
the shorter sequence when appropriate, by replacing the addis with a nop
and modifying the base register and relocation type of the ld.
llvm-svn: 170209
2012-12-14 18:02:38 +01:00
|
|
|
; CHECK: addis [[REG1:[0-9]+]], 2, a@got@tprel@ha
|
|
|
|
; CHECK: ld [[REG2:[0-9]+]], a@got@tprel@l([[REG1]])
|
|
|
|
; CHECK: add {{[0-9]+}}, [[REG2]], a@tls
|
2012-12-04 17:18:08 +01:00
|
|
|
|