1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-24 05:23:45 +02:00
llvm-mirror/test/CodeGen/Mips/mips64ext.ll

12 lines
333 B
LLVM
Raw Normal View History

; RUN: llc < %s -march=mips64el -mcpu=mips64 -mattr=n64 | FileCheck %s
define i64 @zext64_32(i32 %a) nounwind readnone {
entry:
; CHECK: addiu $[[R0:[0-9]+]], ${{[0-9]+}}, 2
; CHECK: dsll32 $[[R1:[0-9]+]], $[[R0]], 0
; CHECK: dsrl32 ${{[0-9]+}}, $[[R1]], 0
%add = add i32 %a, 2
%conv = zext i32 %add to i64
ret i64 %conv
}