RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 03:02:36 +01:00
Code Issues Projects Releases Wiki Activity
fda0edff63
llvm-mirror/test/MC/AArch64/SVE/tbl.s

57 lines
2.1 KiB
ArmAsm
Raw Normal View History

[AArch64][SVE] Asm: Support for TBL instruction. Support for SVE's TBL instruction for programmable table lookup/permute using vector of element indices, e.g. tbl z0.d, { z1.d }, z2.d stores elements from z1, indexed by elements from z2, into z0. llvm-svn: 336544
2018-07-09 14:32:56 +02:00
// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sve < %s \
// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
// RUN: not llvm-mc -triple=aarch64 -show-encoding < %s 2>&1 \
// RUN: | FileCheck %s --check-prefix=CHECK-ERROR
// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sve < %s \
[test] llvm/test/: change llvm-objdump single-dash long options to double-dash options As announced here: http://lists.llvm.org/pipermail/llvm-dev/2019-April/131786.html Grouped option syntax (POSIX Utility Conventions) does not play well with -long-option A subsequent change will reject -long-option.
2020-03-16 00:17:52 +01:00
// RUN: | llvm-objdump -d --mattr=+sve - | FileCheck %s --check-prefix=CHECK-INST
[AArch64][SVE] Asm: Support for TBL instruction. Support for SVE's TBL instruction for programmable table lookup/permute using vector of element indices, e.g. tbl z0.d, { z1.d }, z2.d stores elements from z1, indexed by elements from z2, into z0. llvm-svn: 336544
2018-07-09 14:32:56 +02:00
// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sve < %s \
// RUN: | llvm-objdump -d - | FileCheck %s --check-prefix=CHECK-UNKNOWN
tbl z31.b, z31.b, z31.b
// CHECK-INST: tbl z31.b, { z31.b }, z31.b
// CHECK-ENCODING: [0xff,0x33,0x3f,0x05]
// CHECK-ERROR: instruction requires: sve
// CHECK-UNKNOWN: ff 33 3f 05 <unknown>
tbl z31.h, z31.h, z31.h
// CHECK-INST: tbl z31.h, { z31.h }, z31.h
// CHECK-ENCODING: [0xff,0x33,0x7f,0x05]
// CHECK-ERROR: instruction requires: sve
// CHECK-UNKNOWN: ff 33 7f 05 <unknown>
tbl z31.s, z31.s, z31.s
// CHECK-INST: tbl z31.s, { z31.s }, z31.s
// CHECK-ENCODING: [0xff,0x33,0xbf,0x05]
// CHECK-ERROR: instruction requires: sve
// CHECK-UNKNOWN: ff 33 bf 05 <unknown>
tbl z31.d, z31.d, z31.d
// CHECK-INST: tbl z31.d, { z31.d }, z31.d
// CHECK-ENCODING: [0xff,0x33,0xff,0x05]
// CHECK-ERROR: instruction requires: sve
// CHECK-UNKNOWN: ff 33 ff 05 <unknown>
tbl z31.b, { z31.b }, z31.b
// CHECK-INST: tbl z31.b, { z31.b }, z31.b
// CHECK-ENCODING: [0xff,0x33,0x3f,0x05]
// CHECK-ERROR: instruction requires: sve
// CHECK-UNKNOWN: ff 33 3f 05 <unknown>
tbl z31.h, { z31.h }, z31.h
// CHECK-INST: tbl z31.h, { z31.h }, z31.h
// CHECK-ENCODING: [0xff,0x33,0x7f,0x05]
// CHECK-ERROR: instruction requires: sve
// CHECK-UNKNOWN: ff 33 7f 05 <unknown>
tbl z31.s, { z31.s }, z31.s
// CHECK-INST: tbl z31.s, { z31.s }, z31.s
// CHECK-ENCODING: [0xff,0x33,0xbf,0x05]
// CHECK-ERROR: instruction requires: sve
// CHECK-UNKNOWN: ff 33 bf 05 <unknown>
tbl z31.d, { z31.d }, z31.d
// CHECK-INST: tbl z31.d, { z31.d }, z31.d
// CHECK-ENCODING: [0xff,0x33,0xff,0x05]
// CHECK-ERROR: instruction requires: sve
// CHECK-UNKNOWN: ff 33 ff 05 <unknown>
Reference in New Issue Copy Permalink