2005-10-16 07:39:50 +02:00
|
|
|
//===-- PPCTargetMachine.cpp - Define TargetMachine for PowerPC -----------===//
|
2005-04-22 01:30:14 +02:00
|
|
|
//
|
2004-06-21 18:55:25 +02:00
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
2007-12-29 21:36:04 +01:00
|
|
|
// This file is distributed under the University of Illinois Open Source
|
|
|
|
// License. See LICENSE.TXT for details.
|
2005-04-22 01:30:14 +02:00
|
|
|
//
|
2004-06-21 18:55:25 +02:00
|
|
|
//===----------------------------------------------------------------------===//
|
2005-04-22 01:30:14 +02:00
|
|
|
//
|
2005-08-16 01:47:04 +02:00
|
|
|
// Top-level implementation for the PowerPC target.
|
2004-06-21 18:55:25 +02:00
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
2005-10-15 01:51:18 +02:00
|
|
|
#include "PPC.h"
|
2009-08-22 22:48:53 +02:00
|
|
|
#include "PPCMCAsmInfo.h"
|
2005-10-15 01:59:06 +02:00
|
|
|
#include "PPCTargetMachine.h"
|
2004-06-21 18:55:25 +02:00
|
|
|
#include "llvm/PassManager.h"
|
2008-07-31 20:13:12 +02:00
|
|
|
#include "llvm/Target/TargetOptions.h"
|
2009-07-25 08:49:55 +02:00
|
|
|
#include "llvm/Target/TargetRegistry.h"
|
2009-07-14 22:18:05 +02:00
|
|
|
#include "llvm/Support/FormattedStream.h"
|
2004-06-21 18:55:25 +02:00
|
|
|
using namespace llvm;
|
|
|
|
|
2009-11-06 11:58:06 +01:00
|
|
|
static const MCAsmInfo *createMCAsmInfo(const Target &T, StringRef TT) {
|
2009-08-12 09:22:17 +02:00
|
|
|
Triple TheTriple(TT);
|
2009-08-13 19:03:38 +02:00
|
|
|
bool isPPC64 = TheTriple.getArch() == Triple::ppc64;
|
2009-08-12 09:22:17 +02:00
|
|
|
if (TheTriple.getOS() == Triple::Darwin)
|
2009-08-22 23:03:30 +02:00
|
|
|
return new PPCMCAsmInfoDarwin(isPPC64);
|
2009-08-22 22:48:53 +02:00
|
|
|
return new PPCLinuxMCAsmInfo(isPPC64);
|
2009-08-12 09:22:17 +02:00
|
|
|
|
|
|
|
}
|
|
|
|
|
2009-07-25 08:49:55 +02:00
|
|
|
extern "C" void LLVMInitializePowerPCTarget() {
|
|
|
|
// Register the targets
|
|
|
|
RegisterTargetMachine<PPC32TargetMachine> A(ThePPC32Target);
|
|
|
|
RegisterTargetMachine<PPC64TargetMachine> B(ThePPC64Target);
|
2009-08-12 09:22:17 +02:00
|
|
|
|
2009-08-22 22:48:53 +02:00
|
|
|
RegisterAsmInfoFn C(ThePPC32Target, createMCAsmInfo);
|
|
|
|
RegisterAsmInfoFn D(ThePPC64Target, createMCAsmInfo);
|
2009-07-25 08:49:55 +02:00
|
|
|
}
|
2009-06-16 22:12:29 +02:00
|
|
|
|
2006-09-08 01:39:26 +02:00
|
|
|
|
2009-08-11 22:42:37 +02:00
|
|
|
PPCTargetMachine::PPCTargetMachine(const Target &T, const std::string &TT,
|
2009-07-15 22:24:03 +02:00
|
|
|
const std::string &FS, bool is64Bit)
|
2009-08-11 22:42:37 +02:00
|
|
|
: LLVMTargetMachine(T, TT),
|
2009-08-03 01:37:13 +02:00
|
|
|
Subtarget(TT, FS, is64Bit),
|
2006-06-17 02:01:04 +02:00
|
|
|
DataLayout(Subtarget.getTargetDataString()), InstrInfo(*this),
|
2006-11-18 02:34:43 +01:00
|
|
|
FrameInfo(*this, is64Bit), JITInfo(*this, is64Bit), TLInfo(*this),
|
2007-01-24 04:41:36 +01:00
|
|
|
InstrItins(Subtarget.getInstrItineraryData()), MachOWriterInfo(*this) {
|
2006-06-16 03:37:27 +02:00
|
|
|
|
2008-02-20 12:22:39 +01:00
|
|
|
if (getRelocationModel() == Reloc::Default) {
|
2006-02-22 21:19:42 +01:00
|
|
|
if (Subtarget.isDarwin())
|
|
|
|
setRelocationModel(Reloc::DynamicNoPIC);
|
|
|
|
else
|
2006-12-21 21:26:09 +01:00
|
|
|
setRelocationModel(Reloc::Static);
|
2008-02-20 12:22:39 +01:00
|
|
|
}
|
2005-10-16 07:39:50 +02:00
|
|
|
}
|
|
|
|
|
2007-05-22 19:14:46 +02:00
|
|
|
/// Override this for PowerPC. Tail merging happily breaks up instruction issue
|
|
|
|
/// groups, which typically degrades performance.
|
2007-11-19 21:46:23 +01:00
|
|
|
bool PPCTargetMachine::getEnableTailMergeDefault() const { return false; }
|
2007-05-22 19:14:46 +02:00
|
|
|
|
2009-08-03 01:37:13 +02:00
|
|
|
PPC32TargetMachine::PPC32TargetMachine(const Target &T, const std::string &TT,
|
2009-07-15 22:24:03 +02:00
|
|
|
const std::string &FS)
|
2009-08-03 01:37:13 +02:00
|
|
|
: PPCTargetMachine(T, TT, FS, false) {
|
2006-06-16 03:37:27 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
|
2009-08-03 01:37:13 +02:00
|
|
|
PPC64TargetMachine::PPC64TargetMachine(const Target &T, const std::string &TT,
|
2009-07-15 22:24:03 +02:00
|
|
|
const std::string &FS)
|
2009-08-03 01:37:13 +02:00
|
|
|
: PPCTargetMachine(T, TT, FS, true) {
|
2006-06-16 03:37:27 +02:00
|
|
|
}
|
|
|
|
|
2004-08-11 09:40:04 +02:00
|
|
|
|
2006-09-04 06:14:57 +02:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// Pass Pipeline Configuration
|
|
|
|
//===----------------------------------------------------------------------===//
|
2004-08-11 09:40:04 +02:00
|
|
|
|
2009-04-30 01:29:43 +02:00
|
|
|
bool PPCTargetMachine::addInstSelector(PassManagerBase &PM,
|
|
|
|
CodeGenOpt::Level OptLevel) {
|
2005-08-17 21:33:30 +02:00
|
|
|
// Install an instruction selector.
|
2006-01-12 02:46:07 +01:00
|
|
|
PM.add(createPPCISelDag(*this));
|
2006-09-04 06:14:57 +02:00
|
|
|
return false;
|
|
|
|
}
|
2004-08-11 09:40:04 +02:00
|
|
|
|
2009-04-30 01:29:43 +02:00
|
|
|
bool PPCTargetMachine::addPreEmitPass(PassManagerBase &PM,
|
|
|
|
CodeGenOpt::Level OptLevel) {
|
2006-09-04 06:14:57 +02:00
|
|
|
// Must run branch selection immediately preceding the asm printer.
|
2004-08-11 09:40:04 +02:00
|
|
|
PM.add(createPPCBranchSelectionPass());
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2009-04-30 01:29:43 +02:00
|
|
|
bool PPCTargetMachine::addCodeEmitter(PassManagerBase &PM,
|
|
|
|
CodeGenOpt::Level OptLevel,
|
2009-07-16 00:33:19 +02:00
|
|
|
MachineCodeEmitter &MCE) {
|
2006-12-08 05:54:03 +01:00
|
|
|
// The JIT should use the static relocation model in ppc32 mode, PIC in ppc64.
|
2006-09-04 06:14:57 +02:00
|
|
|
// FIXME: This should be moved to TargetJITInfo!!
|
2006-12-08 05:54:03 +01:00
|
|
|
if (Subtarget.isPPC64()) {
|
|
|
|
// We use PIC codegen in ppc64 mode, because otherwise we'd have to use many
|
|
|
|
// instructions to materialize arbitrary global variable + function +
|
|
|
|
// constant pool addresses.
|
|
|
|
setRelocationModel(Reloc::PIC_);
|
2008-07-31 20:13:12 +02:00
|
|
|
// Temporary workaround for the inability of PPC64 JIT to handle jump
|
|
|
|
// tables.
|
|
|
|
DisableJumpTables = true;
|
2006-12-08 05:54:03 +01:00
|
|
|
} else {
|
|
|
|
setRelocationModel(Reloc::Static);
|
|
|
|
}
|
|
|
|
|
2006-12-12 00:22:45 +01:00
|
|
|
// Inform the subtarget that we are in JIT mode. FIXME: does this break macho
|
|
|
|
// writing?
|
|
|
|
Subtarget.SetJITMode();
|
2006-09-04 06:14:57 +02:00
|
|
|
|
|
|
|
// Machine code emitter pass for PowerPC.
|
2006-08-23 23:08:52 +02:00
|
|
|
PM.add(createPPCCodeEmitterPass(*this, MCE));
|
2008-08-17 15:54:28 +02:00
|
|
|
|
2006-08-23 23:08:52 +02:00
|
|
|
return false;
|
|
|
|
}
|
2006-09-04 06:14:57 +02:00
|
|
|
|
2009-05-30 22:51:52 +02:00
|
|
|
bool PPCTargetMachine::addCodeEmitter(PassManagerBase &PM,
|
|
|
|
CodeGenOpt::Level OptLevel,
|
2009-07-16 00:33:19 +02:00
|
|
|
JITCodeEmitter &JCE) {
|
2009-05-30 22:51:52 +02:00
|
|
|
// The JIT should use the static relocation model in ppc32 mode, PIC in ppc64.
|
|
|
|
// FIXME: This should be moved to TargetJITInfo!!
|
|
|
|
if (Subtarget.isPPC64()) {
|
|
|
|
// We use PIC codegen in ppc64 mode, because otherwise we'd have to use many
|
|
|
|
// instructions to materialize arbitrary global variable + function +
|
|
|
|
// constant pool addresses.
|
|
|
|
setRelocationModel(Reloc::PIC_);
|
|
|
|
// Temporary workaround for the inability of PPC64 JIT to handle jump
|
|
|
|
// tables.
|
|
|
|
DisableJumpTables = true;
|
|
|
|
} else {
|
|
|
|
setRelocationModel(Reloc::Static);
|
|
|
|
}
|
|
|
|
|
|
|
|
// Inform the subtarget that we are in JIT mode. FIXME: does this break macho
|
|
|
|
// writing?
|
|
|
|
Subtarget.SetJITMode();
|
|
|
|
|
|
|
|
// Machine code emitter pass for PowerPC.
|
|
|
|
PM.add(createPPCJITCodeEmitterPass(*this, JCE));
|
|
|
|
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2009-07-06 07:09:34 +02:00
|
|
|
bool PPCTargetMachine::addCodeEmitter(PassManagerBase &PM,
|
|
|
|
CodeGenOpt::Level OptLevel,
|
2009-07-16 00:33:19 +02:00
|
|
|
ObjectCodeEmitter &OCE) {
|
2009-07-06 07:09:34 +02:00
|
|
|
// The JIT should use the static relocation model in ppc32 mode, PIC in ppc64.
|
|
|
|
// FIXME: This should be moved to TargetJITInfo!!
|
|
|
|
if (Subtarget.isPPC64()) {
|
|
|
|
// We use PIC codegen in ppc64 mode, because otherwise we'd have to use many
|
|
|
|
// instructions to materialize arbitrary global variable + function +
|
|
|
|
// constant pool addresses.
|
|
|
|
setRelocationModel(Reloc::PIC_);
|
|
|
|
// Temporary workaround for the inability of PPC64 JIT to handle jump
|
|
|
|
// tables.
|
|
|
|
DisableJumpTables = true;
|
|
|
|
} else {
|
|
|
|
setRelocationModel(Reloc::Static);
|
|
|
|
}
|
|
|
|
|
|
|
|
// Inform the subtarget that we are in JIT mode. FIXME: does this break macho
|
|
|
|
// writing?
|
|
|
|
Subtarget.SetJITMode();
|
|
|
|
|
|
|
|
// Machine code emitter pass for PowerPC.
|
|
|
|
PM.add(createPPCObjectCodeEmitterPass(*this, OCE));
|
|
|
|
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2009-04-30 01:29:43 +02:00
|
|
|
bool PPCTargetMachine::addSimpleCodeEmitter(PassManagerBase &PM,
|
|
|
|
CodeGenOpt::Level OptLevel,
|
2009-06-01 21:57:37 +02:00
|
|
|
MachineCodeEmitter &MCE) {
|
2007-02-08 02:39:44 +01:00
|
|
|
// Machine code emitter pass for PowerPC.
|
|
|
|
PM.add(createPPCCodeEmitterPass(*this, MCE));
|
|
|
|
return false;
|
|
|
|
}
|
2009-05-30 22:51:52 +02:00
|
|
|
|
|
|
|
bool PPCTargetMachine::addSimpleCodeEmitter(PassManagerBase &PM,
|
|
|
|
CodeGenOpt::Level OptLevel,
|
2009-06-01 21:57:37 +02:00
|
|
|
JITCodeEmitter &JCE) {
|
2009-05-30 22:51:52 +02:00
|
|
|
// Machine code emitter pass for PowerPC.
|
|
|
|
PM.add(createPPCJITCodeEmitterPass(*this, JCE));
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2009-07-06 07:09:34 +02:00
|
|
|
bool PPCTargetMachine::addSimpleCodeEmitter(PassManagerBase &PM,
|
|
|
|
CodeGenOpt::Level OptLevel,
|
|
|
|
ObjectCodeEmitter &OCE) {
|
|
|
|
// Machine code emitter pass for PowerPC.
|
|
|
|
PM.add(createPPCObjectCodeEmitterPass(*this, OCE));
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2010-01-18 23:36:35 +01:00
|
|
|
/// getLSDAEncoding - Returns the LSDA pointer encoding. The choices are 4-byte,
|
|
|
|
/// 8-byte, and target default. The CIE is hard-coded to indicate that the LSDA
|
|
|
|
/// pointer in the FDE section is an "sdata4", and should be encoded as a 4-byte
|
|
|
|
/// pointer by default. However, some systems may require a different size due
|
|
|
|
/// to bugs or other conditions. We will default to a 4-byte encoding unless the
|
|
|
|
/// system tells us otherwise.
|
|
|
|
///
|
2010-01-19 03:44:01 +01:00
|
|
|
/// The issue is when the CIE says their is an LSDA. That mandates that every
|
|
|
|
/// FDE have an LSDA slot. But if the function does not need an LSDA. There
|
|
|
|
/// needs to be some way to signify there is none. The LSDA is encoded as
|
|
|
|
/// pc-rel. But you don't look for some magic value after adding the pc. You
|
|
|
|
/// have to look for a zero before adding the pc. The problem is that the size
|
|
|
|
/// of the zero to look for depends on the encoding. The unwinder bug in SL is
|
|
|
|
/// that it always checks for a pointer-size zero. So on x86_64 it looks for 8
|
|
|
|
/// bytes of zero. If you have an LSDA, it works fine since the 8-bytes are
|
|
|
|
/// non-zero so it goes ahead and then reads the value based on the encoding.
|
|
|
|
/// But if you use sdata4 and there is no LSDA, then the test for zero gives a
|
|
|
|
/// false negative and the unwinder thinks there is an LSDA.
|
|
|
|
///
|
2010-01-18 23:36:35 +01:00
|
|
|
/// FIXME: This call-back isn't good! We should be using the correct encoding
|
|
|
|
/// regardless of the system. However, there are some systems which have bugs
|
|
|
|
/// that prevent this from occuring.
|
|
|
|
DwarfLSDAEncoding::Encoding PPCTargetMachine::getLSDAEncoding() const {
|
|
|
|
if (Subtarget.isDarwin() && Subtarget.getDarwinVers() != 10)
|
|
|
|
return DwarfLSDAEncoding::Default;
|
|
|
|
|
|
|
|
return DwarfLSDAEncoding::EightByte;
|
|
|
|
}
|