RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-01-31 20:51:52 +01:00
Code Issues Projects Releases Wiki Activity

Fix bug 13532.

Browse Source 
In SelectionDAGLegalize::ExpandLegalINT_TO_FP, expand INT_TO_FP nodes without
using any f64 operations if f64 is not a legal type.

Patch by Stefan Kristiansson. 

llvm-svn: 162728
This commit is contained in:
Akira Hatanaka 2012-08-28 02:12:42 +00:00
parent 367c494415
commit 02455586a1
2 changed files with 13 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/CodeGen/SelectionDAG/LegalizeDAG.cpp
View File

@ -2042,7 +2042,7 @@ SDValue SelectionDAGLegalize::ExpandLegalINT_TO_FP(bool isSigned,
SDValue Op0, SDValue Op0,
EVT DestVT, EVT DestVT,
DebugLoc dl) { DebugLoc dl) {
if (Op0.getValueType() == MVT::i32) { if (Op0.getValueType() == MVT::i32 && TLI.isTypeLegal(MVT::f64)) {
// simple 32-bit [signed|unsigned] integer to float/double expansion // simple 32-bit [signed|unsigned] integer to float/double expansion
// Get the stack frame index of a 8 byte buffer. // Get the stack frame index of a 8 byte buffer.

12
test/CodeGen/Mips/uitofp.ll Normal file
View File

@ -0,0 +1,12 @@
; RUN: llc -march=mips -mattr=+single-float < %s
define void @f0() nounwind {
entry:
%b = alloca i32, align 4
%a = alloca float, align 4
store volatile i32 1, i32* %b, align 4
%0 = load volatile i32* %b, align 4
%conv = uitofp i32 %0 to float
store float %conv, float* %a, align 4
ret void
}