RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 03:02:36 +01:00
Code Issues Projects Releases Wiki Activity

[RISCV] Fix test/MC/Disassembler/RISCV/invalid-instruction.txt after rL347988

Browse Source 
The test for [0x00 0x00] failed due to the introduction of c.unimp.

This particular test is unnecessary now that c.unimp was defined (and is 
tested in test/MC/RISCV/rv32c-valid.s).

llvm-svn: 348117
This commit is contained in:
Alex Bradbury 2018-12-03 10:35:46 +00:00
parent 20faa793e5
commit 02c51ed077
1 changed files with 0 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
test/MC/Disassembler/RISCV/invalid-instruction.txt
View File

@ -4,10 +4,6 @@
# Test generated by a LLVM MC Disassembler Protocol Buffer Fuzzer
# for the RISC-V assembly language.
# This should not decode as c.addi4spn with 0 imm when compression is enabled.
[0x00 0x00]
# CHECK: warning: invalid instruction encoding
# This should not decode as c.addi16sp with 0 imm when compression is enabled.
[0x01 0x61]
# CHECK: warning: invalid instruction encoding