1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 03:33:20 +01:00

Add imm-reg and imm-mem patters for cmp on msp430

(imm is allowed to be source operand, not dest...)

llvm-svn: 71393
This commit is contained in:
Anton Korobeynikov 2009-05-10 14:49:00 +00:00
parent fe1c6d85b8
commit 02d9c5b905

View File

@ -708,6 +708,20 @@ def CMP16rr : Pseudo<(outs), (ins GR16:$src1, GR16:$src2),
"cmp.w\t{$src1, $src2}", "cmp.w\t{$src1, $src2}",
[(MSP430cmp GR16:$src1, GR16:$src2), (implicit SRW)]>; [(MSP430cmp GR16:$src1, GR16:$src2), (implicit SRW)]>;
def CMP8ir : Pseudo<(outs), (ins i8imm:$src1, GR8:$src2),
"cmp.b\t{$src1, $src2}",
[(MSP430cmp imm:$src1, GR8:$src2), (implicit SRW)]>;
def CMP16ir : Pseudo<(outs), (ins i16imm:$src1, GR16:$src2),
"cmp.w\t{$src1, $src2}",
[(MSP430cmp imm:$src1, GR16:$src2), (implicit SRW)]>;
def CMP8im : Pseudo<(outs), (ins i8imm:$src1, memsrc:$src2),
"cmp.b\t{$src1, $src2}",
[(MSP430cmp (i8 imm:$src1), (load addr:$src2)), (implicit SRW)]>;
def CMP16im : Pseudo<(outs), (ins i16imm:$src1, memsrc:$src2),
"cmp.w\t{$src1, $src2}",
[(MSP430cmp (i16 imm:$src1), (load addr:$src2)), (implicit SRW)]>;
// FIXME: imm is allowed only on src operand, not on dst. // FIXME: imm is allowed only on src operand, not on dst.
//def CMP8ri : Pseudo<(outs), (ins GR8:$src1, i8imm:$src2), //def CMP8ri : Pseudo<(outs), (ins GR8:$src1, i8imm:$src2),