mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-25 04:02:41 +01:00
Should pass isKill and isDead to addRegOperand() as well.
llvm-svn: 34294
This commit is contained in:
parent
55e4e98a2a
commit
033f2496c8
@ -39,7 +39,7 @@ public:
|
||||
const
|
||||
MachineInstrBuilder &addReg(int RegNo, bool isDef = false, bool isImp = false,
|
||||
bool isKill = false, bool isDead = false) const {
|
||||
MI->addRegOperand(RegNo, isDef, isImp);
|
||||
MI->addRegOperand(RegNo, isDef, isImp, isKill, isDead);
|
||||
return *this;
|
||||
}
|
||||
|
||||
|
Loading…
Reference in New Issue
Block a user