RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-22 10:42:39 +01:00
Code Issues Projects Releases Wiki Activity

[Sparc] Add support to decode negative simm13 operands in the sparc disassembler.

Browse Source 
llvm-svn: 202578
This commit is contained in:
Venkatraman Govindaraju 2014-03-01 09:11:57 +00:00
parent fcbe857272
commit 043ff79772
3 changed files with 49 additions and 23 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
lib/Target/Sparc/Disassembler/SparcDisassembler.cpp
View File

@ -192,6 +192,8 @@ static DecodeStatus DecodeStoreQFP(MCInst &Inst, unsigned insn,
uint64_t Address, const void *Decoder); uint64_t Address, const void *Decoder);
static DecodeStatus DecodeCall(MCInst &Inst, unsigned insn, static DecodeStatus DecodeCall(MCInst &Inst, unsigned insn,
uint64_t Address, const void *Decoder); uint64_t Address, const void *Decoder);
static DecodeStatus DecodeSIMM13(MCInst &Inst, unsigned insn,
uint64_t Address, const void *Decoder);
#include "SparcGenDisassemblerTables.inc" #include "SparcGenDisassemblerTables.inc"
@ -357,3 +359,10 @@ static DecodeStatus DecodeCall(MCInst &MI, unsigned insn,
MI.addOperand(MCOperand::CreateImm(tgt)); MI.addOperand(MCOperand::CreateImm(tgt));
return MCDisassembler::Success; return MCDisassembler::Success;
} }
static DecodeStatus DecodeSIMM13(MCInst &MI, unsigned insn,
uint64_t Address, const void *Decoder) {
unsigned tgt = SignExtend32<13>(fieldFromInstruction(insn, 0, 13));
MI.addOperand(MCOperand::CreateImm(tgt));
return MCDisassembler::Success;
}

50
lib/Target/Sparc/SparcInstrInfo.td
View File

@ -109,6 +109,10 @@ def calltarget : Operand<i32> {
let DecoderMethod = "DecodeCall"; let DecoderMethod = "DecodeCall";
} }
def simm13Op : Operand<i32> {
let DecoderMethod = "DecodeSIMM13";
}
// Operand for printing out a condition code. // Operand for printing out a condition code.
let PrintMethod = "printCCOperand" in let PrintMethod = "printCCOperand" in
def CCOp : Operand<i32>; def CCOp : Operand<i32>;
@ -247,7 +251,7 @@ multiclass F3_12np<string OpcStr, bits<6> Op3Val> {
(outs IntRegs:$rd), (ins IntRegs:$rs1, IntRegs:$rs2), (outs IntRegs:$rd), (ins IntRegs:$rs1, IntRegs:$rs2),
!strconcat(OpcStr, " $rs1, $rs2, $rd"), []>; !strconcat(OpcStr, " $rs1, $rs2, $rd"), []>;
def ri : F3_2<2, Op3Val, def ri : F3_2<2, Op3Val,
(outs IntRegs:$rd), (ins IntRegs:$rs1, i32imm:$simm13), (outs IntRegs:$rd), (ins IntRegs:$rs1, simm13Op:$simm13),
!strconcat(OpcStr, " $rs1, $simm13, $rd"), []>; !strconcat(OpcStr, " $rs1, $simm13, $rd"), []>;
} }
@ -433,42 +437,42 @@ let rd = 0, imm22 = 0 in
def NOP : F2_1<0b100, (outs), (ins), "nop", []>; def NOP : F2_1<0b100, (outs), (ins), "nop", []>;
// Section B.11 - Logical Instructions, p. 106 // Section B.11 - Logical Instructions, p. 106
defm AND : F3_12<"and", 0b000001, and, IntRegs, i32, i32imm>; defm AND : F3_12<"and", 0b000001, and, IntRegs, i32, simm13Op>;
def ANDNrr : F3_1<2, 0b000101, def ANDNrr : F3_1<2, 0b000101,
(outs IntRegs:$rd), (ins IntRegs:$rs1, IntRegs:$rs2), (outs IntRegs:$rd), (ins IntRegs:$rs1, IntRegs:$rs2),
"andn $rs1, $rs2, $rd", "andn $rs1, $rs2, $rd",
[(set i32:$rd, (and i32:$rs1, (not i32:$rs2)))]>; [(set i32:$rd, (and i32:$rs1, (not i32:$rs2)))]>;
def ANDNri : F3_2<2, 0b000101, def ANDNri : F3_2<2, 0b000101,
(outs IntRegs:$rd), (ins IntRegs:$rs1, i32imm:$simm13), (outs IntRegs:$rd), (ins IntRegs:$rs1, simm13Op:$simm13),
"andn $rs1, $simm13, $rd", []>; "andn $rs1, $simm13, $rd", []>;
defm OR : F3_12<"or", 0b000010, or, IntRegs, i32, i32imm>; defm OR : F3_12<"or", 0b000010, or, IntRegs, i32, simm13Op>;
def ORNrr : F3_1<2, 0b000110, def ORNrr : F3_1<2, 0b000110,
(outs IntRegs:$rd), (ins IntRegs:$rs1, IntRegs:$rs2), (outs IntRegs:$rd), (ins IntRegs:$rs1, IntRegs:$rs2),
"orn $rs1, $rs2, $rd", "orn $rs1, $rs2, $rd",
[(set i32:$rd, (or i32:$rs1, (not i32:$rs2)))]>; [(set i32:$rd, (or i32:$rs1, (not i32:$rs2)))]>;
def ORNri : F3_2<2, 0b000110, def ORNri : F3_2<2, 0b000110,
(outs IntRegs:$rd), (ins IntRegs:$rs1, i32imm:$simm13), (outs IntRegs:$rd), (ins IntRegs:$rs1, simm13Op:$simm13),
"orn $rs1, $simm13, $rd", []>; "orn $rs1, $simm13, $rd", []>;
defm XOR : F3_12<"xor", 0b000011, xor, IntRegs, i32, i32imm>; defm XOR : F3_12<"xor", 0b000011, xor, IntRegs, i32, simm13Op>;
def XNORrr : F3_1<2, 0b000111, def XNORrr : F3_1<2, 0b000111,
(outs IntRegs:$rd), (ins IntRegs:$rs1, IntRegs:$rs2), (outs IntRegs:$rd), (ins IntRegs:$rs1, IntRegs:$rs2),
"xnor $rs1, $rs2, $rd", "xnor $rs1, $rs2, $rd",
[(set i32:$rd, (not (xor i32:$rs1, i32:$rs2)))]>; [(set i32:$rd, (not (xor i32:$rs1, i32:$rs2)))]>;
def XNORri : F3_2<2, 0b000111, def XNORri : F3_2<2, 0b000111,
(outs IntRegs:$rd), (ins IntRegs:$rs1, i32imm:$simm13), (outs IntRegs:$rd), (ins IntRegs:$rs1, simm13Op:$simm13),
"xnor $rs1, $simm13, $rd", []>; "xnor $rs1, $simm13, $rd", []>;
// Section B.12 - Shift Instructions, p. 107 // Section B.12 - Shift Instructions, p. 107
defm SLL : F3_12<"sll", 0b100101, shl, IntRegs, i32, i32imm>; defm SLL : F3_12<"sll", 0b100101, shl, IntRegs, i32, simm13Op>;
defm SRL : F3_12<"srl", 0b100110, srl, IntRegs, i32, i32imm>; defm SRL : F3_12<"srl", 0b100110, srl, IntRegs, i32, simm13Op>;
defm SRA : F3_12<"sra", 0b100111, sra, IntRegs, i32, i32imm>; defm SRA : F3_12<"sra", 0b100111, sra, IntRegs, i32, simm13Op>;
// Section B.13 - Add Instructions, p. 108 // Section B.13 - Add Instructions, p. 108
defm ADD : F3_12<"add", 0b000000, add, IntRegs, i32, i32imm>; defm ADD : F3_12<"add", 0b000000, add, IntRegs, i32, simm13Op>;
// "LEA" forms of add (patterns to make tblgen happy) // "LEA" forms of add (patterns to make tblgen happy)
let Predicates = [Is32Bit], isCodeGenOnly = 1 in let Predicates = [Is32Bit], isCodeGenOnly = 1 in
@ -478,18 +482,18 @@ let Predicates = [Is32Bit], isCodeGenOnly = 1 in
[(set iPTR:$dst, ADDRri:$addr)]>; [(set iPTR:$dst, ADDRri:$addr)]>;
let Defs = [ICC] in let Defs = [ICC] in
defm ADDCC : F3_12<"addcc", 0b010000, addc, IntRegs, i32, i32imm>; defm ADDCC : F3_12<"addcc", 0b010000, addc, IntRegs, i32, simm13Op>;
let Uses = [ICC], Defs = [ICC] in let Uses = [ICC], Defs = [ICC] in
defm ADDE : F3_12<"addxcc", 0b011000, adde, IntRegs, i32, i32imm>; defm ADDE : F3_12<"addxcc", 0b011000, adde, IntRegs, i32, simm13Op>;
// Section B.15 - Subtract Instructions, p. 110 // Section B.15 - Subtract Instructions, p. 110
defm SUB : F3_12 <"sub" , 0b000100, sub, IntRegs, i32, i32imm>; defm SUB : F3_12 <"sub" , 0b000100, sub, IntRegs, i32, simm13Op>;
let Uses = [ICC], Defs = [ICC] in let Uses = [ICC], Defs = [ICC] in
defm SUBE : F3_12 <"subxcc" , 0b011100, sube, IntRegs, i32, i32imm>; defm SUBE : F3_12 <"subxcc" , 0b011100, sube, IntRegs, i32, simm13Op>;
let Defs = [ICC] in let Defs = [ICC] in
defm SUBCC : F3_12 <"subcc", 0b010100, subc, IntRegs, i32, i32imm>; defm SUBCC : F3_12 <"subcc", 0b010100, subc, IntRegs, i32, simm13Op>;
let Defs = [ICC], rd = 0 in { let Defs = [ICC], rd = 0 in {
def CMPrr : F3_1<2, 0b010100, def CMPrr : F3_1<2, 0b010100,
@ -497,7 +501,7 @@ let Defs = [ICC], rd = 0 in {
"cmp $rs1, $rs2", "cmp $rs1, $rs2",
[(SPcmpicc i32:$rs1, i32:$rs2)]>; [(SPcmpicc i32:$rs1, i32:$rs2)]>;
def CMPri : F3_2<2, 0b010100, def CMPri : F3_2<2, 0b010100,
(outs), (ins IntRegs:$rs1, i32imm:$simm13), (outs), (ins IntRegs:$rs1, simm13Op:$simm13),
"cmp $rs1, $simm13", "cmp $rs1, $simm13",
[(SPcmpicc i32:$rs1, (i32 simm13:$simm13))]>; [(SPcmpicc i32:$rs1, (i32 simm13:$simm13))]>;
} }
@ -505,7 +509,7 @@ let Defs = [ICC], rd = 0 in {
// Section B.18 - Multiply Instructions, p. 113 // Section B.18 - Multiply Instructions, p. 113
let Defs = [Y] in { let Defs = [Y] in {
defm UMUL : F3_12np<"umul", 0b001010>; defm UMUL : F3_12np<"umul", 0b001010>;
defm SMUL : F3_12 <"smul", 0b001011, mul, IntRegs, i32, i32imm>; defm SMUL : F3_12 <"smul", 0b001011, mul, IntRegs, i32, simm13Op>;
} }
// Section B.19 - Divide Instructions, p. 115 // Section B.19 - Divide Instructions, p. 115
@ -607,11 +611,11 @@ let Uses = [Y], rs1 = 0, rs2 = 0 in
// Section B.29 - Write State Register Instructions // Section B.29 - Write State Register Instructions
let Defs = [Y], rd = 0 in { let Defs = [Y], rd = 0 in {
def WRYrr : F3_1<2, 0b110000, def WRYrr : F3_1<2, 0b110000,
(outs), (ins IntRegs:$b, IntRegs:$c), (outs), (ins IntRegs:$rs1, IntRegs:$rs2),
"wr $b, $c, %y", []>; "wr $rs1, $rs2, %y", []>;
def WRYri : F3_2<2, 0b110000, def WRYri : F3_2<2, 0b110000,
(outs), (ins IntRegs:$b, i32imm:$c), (outs), (ins IntRegs:$rs1, simm13Op:$simm13),
"wr $b, $c, %y", []>; "wr $rs1, $simm13, %y", []>;
} }
// Convert Integer to Floating-point Instructions, p. 141 // Convert Integer to Floating-point Instructions, p. 141
def FITOS : F3_3u<2, 0b110100, 0b011000100, def FITOS : F3_3u<2, 0b110100, 0b011000100,
@ -946,7 +950,7 @@ let hasSideEffects =1, rd = 0, rs1 = 0b01111, rs2 = 0 in
def STBAR : F3_1<2, 0b101000, (outs), (ins), "stbar", []>; def STBAR : F3_1<2, 0b101000, (outs), (ins), "stbar", []>;
let Predicates = [HasV9], hasSideEffects = 1, rd = 0, rs1 = 0b01111 in let Predicates = [HasV9], hasSideEffects = 1, rd = 0, rs1 = 0b01111 in
def MEMBARi : F3_2<2, 0b101000, (outs), (ins i32imm:$simm13), def MEMBARi : F3_2<2, 0b101000, (outs), (ins simm13Op:$simm13),
"membar $simm13", []>; "membar $simm13", []>;
let Constraints = "$val = $dst" in { let Constraints = "$val = $dst" in {

13
test/MC/Disassembler/Sparc/sparc.txt
View File

@ -173,3 +173,16 @@
# CHECK: call 16 # CHECK: call 16
0x40 0x00 0x00 0x04 0x40 0x00 0x00 0x04
# CHECK: add %g1, -10, %g2
0x84 0x00 0x7f 0xf6
# CHECK: save %sp, -196, %sp
0x9d 0xe3 0xbf 0x3c
# CHECK: cmp %g1, -2
0x80 0xa0 0x7f 0xfe
# CHECK: wr %g1, -2, %y
0x81 0x80 0x7f 0xfe