RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 03:33:20 +01:00
Code Issues Projects Releases Wiki Activity

Fix TLS lowering bug. The CopyFromReg must be glued to the TLSCALL. rdar://10291355

Browse Source 
llvm-svn: 142550
This commit is contained in:
Evan Cheng 2011-10-19 22:22:54 +00:00
parent df65a641dd
commit 057c12c2a0
2 changed files with 19 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
lib/Target/X86/X86ISelLowering.cpp
View File

@ -7527,7 +7527,8 @@ X86TargetLowering::LowerGlobalTLSAddress(SDValue Op, SelectionDAG &DAG) const {
// And our return value (tls address) is in the standard call return value
// location.
unsigned Reg = Subtarget->is64Bit() ? X86::RAX : X86::EAX;
return DAG.getCopyFromReg(Chain, DL, Reg, getPointerTy());
return DAG.getCopyFromReg(Chain, DL, Reg, getPointerTy(),
Chain.getValue(1));
}
assert(false &&

17
test/CodeGen/X86/tlv-1.ll
View File

@ -5,6 +5,7 @@
@c = external thread_local global %struct.A, align 4
define void @main() nounwind ssp {
; CHECK: main:
entry:
call void @llvm.memset.p0i8.i64(i8* getelementptr inbounds (%struct.A* @c, i32 0, i32 0, i32 0), i8 0, i64 60, i32 1, i1 false)
unreachable
@ -14,6 +15,22 @@ entry:
; CHECK-NEXT: movq $0, 48(%rax)
}
; rdar://10291355
define i32 @test() nounwind readonly ssp {
entry:
; CHECK: test:
; CHECK: movq _a@TLVP(%rip),
; CHECK: callq *
; CHECK: movl (%rax), [[REGISTER:%[a-z]+]]
; CHECK: movq _b@TLVP(%rip),
; CHECK: callq *
; CHECK: subl (%rax), [[REGISTER]]
%0 = load i32* @a, align 4
%1 = load i32* @b, align 4
%sub = sub nsw i32 %0, %1
ret i32 %sub
}
declare void @llvm.memset.p0i8.i64(i8* nocapture, i8, i64, i32, i1) nounwind
@a = thread_local global i32 0 ; <i32*> [#uses=0]