RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 03:02:36 +01:00
Code Issues Projects Releases Wiki Activity

Fix indenting.

Browse Source 
That wasn't confusing /at all/...

llvm-svn: 192617
This commit is contained in:
David Blaikie 2013-10-14 20:15:04 +00:00
parent b90166e9d0
commit 0690f56e50
1 changed files with 8 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
lib/CodeGen/SelectionDAG/FastISel.cpp
View File

@ -644,13 +644,14 @@ bool FastISel::SelectCall(const User *I) {
if (Op->isReg()) { if (Op->isReg()) {
Op->setIsDebug(true); Op->setIsDebug(true);
BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DL, BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DL,
TII.get(TargetOpcode::DBG_VALUE), TII.get(TargetOpcode::DBG_VALUE), false, Op->getReg(), 0,
false, Op->getReg(), 0, DI->getVariable()); DI->getVariable());
} else } else
BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DL, BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DL,
TII.get(TargetOpcode::DBG_VALUE)) TII.get(TargetOpcode::DBG_VALUE))
.addOperand(*Op).addImm(0) .addOperand(*Op)
.addMetadata(DI->getVariable()); .addImm(0)
.addMetadata(DI->getVariable());
} else { } else {
// We can't yet handle anything else here because it would require // We can't yet handle anything else here because it would require
// generating code, thus altering codegen because of debug info. // generating code, thus altering codegen because of debug info.