mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-24 11:42:57 +01:00
Spill explicit physical register defs as well.
llvm-svn: 12260
This commit is contained in:
parent
dcb019838b
commit
0e0433a791
@ -283,8 +283,8 @@ namespace {
|
||||
// the value of the spilled virtual register
|
||||
VirtRegMap::MI2VirtMap::const_iterator i, e;
|
||||
for (tie(i, e) = vrm_->getFoldedVirts(mii); i != e; ++i) {
|
||||
unsigned physReg = vrm_->getPhys(i->second);
|
||||
if (physReg) vacateJustPhysReg(mbb, mii, physReg);
|
||||
if (vrm_->hasPhys(i->second))
|
||||
vacateJustPhysReg(mbb, mii, vrm_->getPhys(i->second));
|
||||
}
|
||||
|
||||
// rewrite all used operands
|
||||
@ -304,11 +304,19 @@ namespace {
|
||||
}
|
||||
}
|
||||
|
||||
// spill implicit defs
|
||||
// spill implicit physical register defs
|
||||
const TargetInstrDescriptor& tid = tii_->get(mii->getOpcode());
|
||||
for (const unsigned* id = tid.ImplicitDefs; *id; ++id)
|
||||
vacatePhysReg(mbb, mii, *id);
|
||||
|
||||
// spill explicit physical register defs
|
||||
for (unsigned i = 0, e = mii->getNumOperands(); i != e; ++i) {
|
||||
MachineOperand& op = mii->getOperand(i);
|
||||
if (op.isRegister() && op.getReg() && !op.isUse() &&
|
||||
MRegisterInfo::isPhysicalRegister(op.getReg()))
|
||||
vacatePhysReg(mbb, mii, op.getReg());
|
||||
}
|
||||
|
||||
// rewrite def operands (def&use was handled with the
|
||||
// uses so don't check for those here)
|
||||
for (unsigned i = 0, e = mii->getNumOperands(); i != e; ++i) {
|
||||
|
Loading…
Reference in New Issue
Block a user