RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-19 02:52:53 +02:00
Code Issues Projects Releases Wiki Activity

Add DEBUG_DECLARE. Not used yet.

Browse Source 
llvm-svn: 93040
This commit is contained in:
Dale Johannesen 2010-01-09 01:24:25 +00:00
parent de49dd9087
commit 0e21161e32
5 changed files with 28 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
include/llvm/Target/Target.td
View File

@ -485,6 +485,14 @@ def DEBUG_VALUE : Instruction {
let neverHasSideEffects = 1;
let isAsCheapAsAMove = 1;
}
def DEBUG_DECLARE : Instruction {
let OutOperandList = (ops);
let InOperandList = (ops unknown:$vbl, unknown:$meta);
let AsmString = "DEBUG_DECLARE";
let Namespace = "TargetInstrInfo";
let neverHasSideEffects = 1;
let isAsCheapAsAMove = 1;
}
}
//===----------------------------------------------------------------------===//

5
include/llvm/Target/TargetInstrInfo.h
View File

@ -91,7 +91,10 @@ public:
COPY_TO_REGCLASS = 10,
// DEBUG_VALUE - a mapping of the llvm.dbg.value intrinsic
DEBUG_VALUE = 11
DEBUG_VALUE = 11,
// DEBUG_DECLARE - a mapping of the llvm.dbg.declare intrinsic
DEBUG_DECLARE = 12
};
unsigned getNumOpcodes() const { return NumOpcodes; }

9
utils/TableGen/CodeEmitterGen.cpp
View File

@ -35,7 +35,8 @@ void CodeEmitterGen::reverseBits(std::vector<Record*> &Insts) {
R->getName() == "IMPLICIT_DEF" ||
R->getName() == "SUBREG_TO_REG" ||
R->getName() == "COPY_TO_REGCLASS" ||
R->getName() == "DEBUG_VALUE") continue;
R->getName() == "DEBUG_VALUE" ||
R->getName() == "DEBUG_DECLARE") continue;
BitsInit *BI = R->getValueAsBitsInit("Inst");
@ -113,7 +114,8 @@ void CodeEmitterGen::run(raw_ostream &o) {
R->getName() == "IMPLICIT_DEF" ||
R->getName() == "SUBREG_TO_REG" ||
R->getName() == "COPY_TO_REGCLASS" ||
R->getName() == "DEBUG_VALUE") {
R->getName() == "DEBUG_VALUE" ||
R->getName() == "DEBUG_DECLARE") {
o << " 0U,\n";
continue;
}
@ -152,7 +154,8 @@ void CodeEmitterGen::run(raw_ostream &o) {
InstName == "IMPLICIT_DEF" ||
InstName == "SUBREG_TO_REG" ||
InstName == "COPY_TO_REGCLASS" ||
InstName == "DEBUG_VALUE") continue;
InstName == "DEBUG_VALUE" ||
InstName == "DEBUG_DECLARE") continue;
BitsInit *BI = R->getValueAsBitsInit("Inst");
const std::vector<RecordVal> &Vals = R->getValues();

9
utils/TableGen/CodeGenTarget.cpp
View File

@ -342,6 +342,11 @@ getInstructionsByEnumValue(std::vector<const CodeGenInstruction*>
throw "Could not find 'DEBUG_VALUE' instruction!";
const CodeGenInstruction *DEBUG_VALUE = &I->second;
I = getInstructions().find("DEBUG_DECLARE");
if (I == Instructions.end())
throw "Could not find 'DEBUG_DECLARE' instruction!";
const CodeGenInstruction *DEBUG_DECLARE = &I->second;
// Print out the rest of the instructions now.
NumberedInstructions.push_back(PHI);
NumberedInstructions.push_back(INLINEASM);
@ -355,6 +360,7 @@ getInstructionsByEnumValue(std::vector<const CodeGenInstruction*>
NumberedInstructions.push_back(SUBREG_TO_REG);
NumberedInstructions.push_back(COPY_TO_REGCLASS);
NumberedInstructions.push_back(DEBUG_VALUE);
NumberedInstructions.push_back(DEBUG_DECLARE);
for (inst_iterator II = inst_begin(), E = inst_end(); II != E; ++II)
if (&II->second != PHI &&
&II->second != INLINEASM &&
@ -367,7 +373,8 @@ getInstructionsByEnumValue(std::vector<const CodeGenInstruction*>
&II->second != IMPLICIT_DEF &&
&II->second != SUBREG_TO_REG &&
&II->second != COPY_TO_REGCLASS &&
&II->second != DEBUG_VALUE)
&II->second != DEBUG_VALUE &&
&II->second != DEBUG_DECLARE)
NumberedInstructions.push_back(&II->second);
}

3
utils/TableGen/InstrInfoEmitter.cpp
View File

@ -346,7 +346,8 @@ void InstrInfoEmitter::emitShiftedValue(Record *R, StringInit *Val,
R->getName() != "IMPLICIT_DEF" &&
R->getName() != "SUBREG_TO_REG" &&
R->getName() != "COPY_TO_REGCLASS" &&
R->getName() != "DEBUG_VALUE")
R->getName() != "DEBUG_VALUE" &&
R->getName() != "DEBUG_DECLARE")
throw R->getName() + " doesn't have a field named '" +
Val->getValue() + "'!";
return;