mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-19 19:12:56 +02:00
VMOVQQ and VMOVQQQQ are pseudo instructions and not predicable.
llvm-svn: 105990
This commit is contained in:
parent
686452222c
commit
0fef606ca6
@ -759,7 +759,10 @@ ARMBaseInstrInfo::copyRegToReg(MachineBasicBlock &MBB,
|
||||
else
|
||||
return false;
|
||||
|
||||
AddDefaultPred(BuildMI(MBB, I, DL, get(Opc), DestReg).addReg(SrcReg));
|
||||
MachineInstrBuilder MIB = BuildMI(MBB, I, DL, get(Opc), DestReg);
|
||||
MIB.addReg(SrcReg);
|
||||
if (Opc != ARM::VMOVQQ && Opc != ARM::VMOVQQQQ)
|
||||
AddDefaultPred(MIB);
|
||||
}
|
||||
|
||||
return true;
|
||||
|
Loading…
Reference in New Issue
Block a user