RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-20 19:42:54 +02:00
Code Issues Projects Releases Wiki Activity

[InstCombine] regenerate checks

Browse Source 
llvm-svn: 268239
This commit is contained in:
Sanjay Patel 2016-05-02 15:06:55 +00:00
parent d1da382cb8
commit 125a1032ac
1 changed files with 43 additions and 33 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

76
test/Transforms/InstCombine/div-shift.ll
View File

@ -1,10 +1,15 @@
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt < %s -instcombine -S | FileCheck %s
define i32 @t1(i16 zeroext %x, i32 %y) nounwind {
define i32 @t1(i16 zeroext %x, i32 %y) {
; CHECK-LABEL: @t1(
; CHECK-NEXT: entry:
; CHECK-NEXT: [[CONV:%.*]] = zext i16 %x to i32
; CHECK-NEXT: [[TMP0:%.*]] = add i32 %y, 1
; CHECK-NEXT: [[D:%.*]] = lshr i32 [[CONV]], [[TMP0]]
; CHECK-NEXT: ret i32 [[D]]
;
entry:
; CHECK: t1
; CHECK-NOT: sdiv
; CHECK: lshr i32 %conv
%conv = zext i16 %x to i32
%s = shl i32 2, %y
%d = sdiv i32 %conv, %s
@ -12,10 +17,12 @@ entry:
}
; rdar://11721329
define i64 @t2(i64 %x, i32 %y) nounwind {
; CHECK: t2
; CHECK-NOT: udiv
; CHECK: lshr i64 %x
define i64 @t2(i64 %x, i32 %y) {
; CHECK-LABEL: @t2(
; CHECK-NEXT: [[TMP1:%.*]] = zext i32 %y to i64
; CHECK-NEXT: [[TMP2:%.*]] = lshr i64 %x, [[TMP1]]
; CHECK-NEXT: ret i64 [[TMP2]]
;
%1 = shl i32 1, %y
%2 = zext i32 %1 to i64
%3 = udiv i64 %x, %2
@ -23,26 +30,26 @@ define i64 @t2(i64 %x, i32 %y) nounwind {
}
; PR13250
define i64 @t3(i64 %x, i32 %y) nounwind {
; CHECK: t3
; CHECK-NOT: udiv
; CHECK-NEXT: %1 = add i32 %y, 2
; CHECK-NEXT: %2 = zext i32 %1 to i64
; CHECK-NEXT: %3 = lshr i64 %x, %2
; CHECK-NEXT: ret i64 %3
define i64 @t3(i64 %x, i32 %y) {
; CHECK-LABEL: @t3(
; CHECK-NEXT: [[TMP1:%.*]] = add i32 %y, 2
; CHECK-NEXT: [[TMP2:%.*]] = zext i32 [[TMP1]] to i64
; CHECK-NEXT: [[TMP3:%.*]] = lshr i64 %x, [[TMP2]]
; CHECK-NEXT: ret i64 [[TMP3]]
;
%1 = shl i32 4, %y
%2 = zext i32 %1 to i64
%3 = udiv i64 %x, %2
ret i64 %3
}
define i32 @t4(i32 %x, i32 %y) nounwind {
; CHECK: t4
; CHECK-NOT: udiv
; CHECK-NEXT: [[CMP:%.*]] = icmp ult i32 %y, 5
; CHECK-NEXT: [[SEL:%.*]] = select i1 [[CMP]], i32 5, i32 %y
; CHECK-NEXT: [[SHR:%.*]] = lshr i32 %x, [[SEL]]
; CHECK-NEXT: ret i32 [[SHR]]
define i32 @t4(i32 %x, i32 %y) {
; CHECK-LABEL: @t4(
; CHECK-NEXT: [[TMP1:%.*]] = icmp ult i32 %y, 5
; CHECK-NEXT: [[DOTV:%.*]] = select i1 [[TMP1]], i32 5, i32 %y
; CHECK-NEXT: [[TMP2:%.*]] = lshr i32 %x, [[DOTV]]
; CHECK-NEXT: ret i32 [[TMP2]]
;
%1 = shl i32 1, %y
%2 = icmp ult i32 %1, 32
%3 = select i1 %2, i32 32, i32 %1
@ -50,13 +57,13 @@ define i32 @t4(i32 %x, i32 %y) nounwind {
ret i32 %4
}
define i32 @t5(i1 %x, i1 %y, i32 %V) nounwind {
; CHECK: t5
; CHECK-NOT: udiv
; CHECK-NEXT: [[SEL1:%.*]] = select i1 %x, i32 5, i32 6
; CHECK-NEXT: [[LSHR:%.*]] = lshr i32 %V, [[SEL1]]
; CHECK-NEXT: [[SEL2:%.*]] = select i1 %y, i32 [[LSHR]], i32 0
; CHECK-NEXT: ret i32 [[SEL2]]
define i32 @t5(i1 %x, i1 %y, i32 %V) {
; CHECK-LABEL: @t5(
; CHECK-NEXT: [[DOTV:%.*]] = select i1 %x, i32 5, i32 6
; CHECK-NEXT: [[TMP1:%.*]] = lshr i32 %V, [[DOTV]]
; CHECK-NEXT: [[TMP2:%.*]] = select i1 %y, i32 [[TMP1]], i32 0
; CHECK-NEXT: ret i32 [[TMP2]]
;
%1 = shl i32 1, %V
%2 = select i1 %x, i32 32, i32 64
%3 = select i1 %y, i32 %2, i32 %1
@ -64,10 +71,13 @@ define i32 @t5(i1 %x, i1 %y, i32 %V) nounwind {
ret i32 %4
}
define i32 @t6(i32 %x, i32 %z) nounwind{
; CHECK: t6
; CHECK-NEXT: [[CMP:%.*]] = icmp eq i32 %x, 0
; CHECK-NOT: udiv i32 %z, %x
define i32 @t6(i32 %x, i32 %z) {
; CHECK-LABEL: @t6(
; CHECK-NEXT: [[X_IS_ZERO:%.*]] = icmp eq i32 %x, 0
; CHECK-NEXT: [[DIVISOR:%.*]] = select i1 [[X_IS_ZERO]], i32 1, i32 %x
; CHECK-NEXT: [[Y:%.*]] = udiv i32 %z, [[DIVISOR]]
; CHECK-NEXT: ret i32 [[Y]]
;
%x_is_zero = icmp eq i32 %x, 0
%divisor = select i1 %x_is_zero, i32 1, i32 %x
%y = udiv i32 %z, %divisor