RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-01-31 20:51:52 +01:00
Code Issues Projects Releases Wiki Activity

[X86][AES] Test AES intrinsics on 32/64-bit targets with/without VEX encoding

Browse Source 
Don't just test on 32-bit

llvm-svn: 316176
This commit is contained in:
Simon Pilgrim 2017-10-19 19:05:04 +00:00
parent ce2e9a6485
commit 1365441b25
1 changed files with 112 additions and 50 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

162
test/CodeGen/X86/aes_intrinsics.ll
View File

@ -1,17 +1,29 @@
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=i386-apple-darwin -mattr=+aes,-avx -show-mc-encoding | FileCheck %s
; RUN: llc < %s -mtriple=i386-apple-darwin -mattr=+aes,+avx -show-mc-encoding | FileCheck %s --check-prefix=VCHECK
; RUN: llc < %s -mtriple=i386-unknown-unknown -mattr=+aes,-avx -show-mc-encoding | FileCheck %s --check-prefix=X86-SSE
; RUN: llc < %s -mtriple=i386-unknown-unknown -mattr=+aes,+avx -show-mc-encoding | FileCheck %s --check-prefix=X86-AVX
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+aes,-avx -show-mc-encoding | FileCheck %s --check-prefix=X64-SSE
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+aes,+avx -show-mc-encoding | FileCheck %s --check-prefix=X64-AVX
define <2 x i64> @test_x86_aesni_aesdec(<2 x i64> %a0, <2 x i64> %a1) {
; CHECK-LABEL: test_x86_aesni_aesdec:
; CHECK: ## BB#0:
; CHECK-NEXT: aesdec %xmm1, %xmm0 ## encoding: [0x66,0x0f,0x38,0xde,0xc1]
; CHECK-NEXT: retl ## encoding: [0xc3]
; X86-SSE-LABEL: test_x86_aesni_aesdec:
; X86-SSE: # BB#0:
; X86-SSE-NEXT: aesdec %xmm1, %xmm0 # encoding: [0x66,0x0f,0x38,0xde,0xc1]
; X86-SSE-NEXT: retl # encoding: [0xc3]
;
; VCHECK-LABEL: test_x86_aesni_aesdec:
; VCHECK: ## BB#0:
; VCHECK-NEXT: vaesdec %xmm1, %xmm0, %xmm0 ## encoding: [0xc4,0xe2,0x79,0xde,0xc1]
; VCHECK-NEXT: retl ## encoding: [0xc3]
; X86-AVX-LABEL: test_x86_aesni_aesdec:
; X86-AVX: # BB#0:
; X86-AVX-NEXT: vaesdec %xmm1, %xmm0, %xmm0 # encoding: [0xc4,0xe2,0x79,0xde,0xc1]
; X86-AVX-NEXT: retl # encoding: [0xc3]
;
; X64-SSE-LABEL: test_x86_aesni_aesdec:
; X64-SSE: # BB#0:
; X64-SSE-NEXT: aesdec %xmm1, %xmm0 # encoding: [0x66,0x0f,0x38,0xde,0xc1]
; X64-SSE-NEXT: retq # encoding: [0xc3]
;
; X64-AVX-LABEL: test_x86_aesni_aesdec:
; X64-AVX: # BB#0:
; X64-AVX-NEXT: vaesdec %xmm1, %xmm0, %xmm0 # encoding: [0xc4,0xe2,0x79,0xde,0xc1]
; X64-AVX-NEXT: retq # encoding: [0xc3]
%res = call <2 x i64> @llvm.x86.aesni.aesdec(<2 x i64> %a0, <2 x i64> %a1) ; <<2 x i64>> [#uses=1]
ret <2 x i64> %res
}
@ -19,15 +31,25 @@ declare <2 x i64> @llvm.x86.aesni.aesdec(<2 x i64>, <2 x i64>) nounwind readnone
define <2 x i64> @test_x86_aesni_aesdeclast(<2 x i64> %a0, <2 x i64> %a1) {
; CHECK-LABEL: test_x86_aesni_aesdeclast:
; CHECK: ## BB#0:
; CHECK-NEXT: aesdeclast %xmm1, %xmm0 ## encoding: [0x66,0x0f,0x38,0xdf,0xc1]
; CHECK-NEXT: retl ## encoding: [0xc3]
; X86-SSE-LABEL: test_x86_aesni_aesdeclast:
; X86-SSE: # BB#0:
; X86-SSE-NEXT: aesdeclast %xmm1, %xmm0 # encoding: [0x66,0x0f,0x38,0xdf,0xc1]
; X86-SSE-NEXT: retl # encoding: [0xc3]
;
; VCHECK-LABEL: test_x86_aesni_aesdeclast:
; VCHECK: ## BB#0:
; VCHECK-NEXT: vaesdeclast %xmm1, %xmm0, %xmm0 ## encoding: [0xc4,0xe2,0x79,0xdf,0xc1]
; VCHECK-NEXT: retl ## encoding: [0xc3]
; X86-AVX-LABEL: test_x86_aesni_aesdeclast:
; X86-AVX: # BB#0:
; X86-AVX-NEXT: vaesdeclast %xmm1, %xmm0, %xmm0 # encoding: [0xc4,0xe2,0x79,0xdf,0xc1]
; X86-AVX-NEXT: retl # encoding: [0xc3]
;
; X64-SSE-LABEL: test_x86_aesni_aesdeclast:
; X64-SSE: # BB#0:
; X64-SSE-NEXT: aesdeclast %xmm1, %xmm0 # encoding: [0x66,0x0f,0x38,0xdf,0xc1]
; X64-SSE-NEXT: retq # encoding: [0xc3]
;
; X64-AVX-LABEL: test_x86_aesni_aesdeclast:
; X64-AVX: # BB#0:
; X64-AVX-NEXT: vaesdeclast %xmm1, %xmm0, %xmm0 # encoding: [0xc4,0xe2,0x79,0xdf,0xc1]
; X64-AVX-NEXT: retq # encoding: [0xc3]
%res = call <2 x i64> @llvm.x86.aesni.aesdeclast(<2 x i64> %a0, <2 x i64> %a1) ; <<2 x i64>> [#uses=1]
ret <2 x i64> %res
}
@ -35,15 +57,25 @@ declare <2 x i64> @llvm.x86.aesni.aesdeclast(<2 x i64>, <2 x i64>) nounwind read
define <2 x i64> @test_x86_aesni_aesenc(<2 x i64> %a0, <2 x i64> %a1) {
; CHECK-LABEL: test_x86_aesni_aesenc:
; CHECK: ## BB#0:
; CHECK-NEXT: aesenc %xmm1, %xmm0 ## encoding: [0x66,0x0f,0x38,0xdc,0xc1]
; CHECK-NEXT: retl ## encoding: [0xc3]
; X86-SSE-LABEL: test_x86_aesni_aesenc:
; X86-SSE: # BB#0:
; X86-SSE-NEXT: aesenc %xmm1, %xmm0 # encoding: [0x66,0x0f,0x38,0xdc,0xc1]
; X86-SSE-NEXT: retl # encoding: [0xc3]
;
; VCHECK-LABEL: test_x86_aesni_aesenc:
; VCHECK: ## BB#0:
; VCHECK-NEXT: vaesenc %xmm1, %xmm0, %xmm0 ## encoding: [0xc4,0xe2,0x79,0xdc,0xc1]
; VCHECK-NEXT: retl ## encoding: [0xc3]
; X86-AVX-LABEL: test_x86_aesni_aesenc:
; X86-AVX: # BB#0:
; X86-AVX-NEXT: vaesenc %xmm1, %xmm0, %xmm0 # encoding: [0xc4,0xe2,0x79,0xdc,0xc1]
; X86-AVX-NEXT: retl # encoding: [0xc3]
;
; X64-SSE-LABEL: test_x86_aesni_aesenc:
; X64-SSE: # BB#0:
; X64-SSE-NEXT: aesenc %xmm1, %xmm0 # encoding: [0x66,0x0f,0x38,0xdc,0xc1]
; X64-SSE-NEXT: retq # encoding: [0xc3]
;
; X64-AVX-LABEL: test_x86_aesni_aesenc:
; X64-AVX: # BB#0:
; X64-AVX-NEXT: vaesenc %xmm1, %xmm0, %xmm0 # encoding: [0xc4,0xe2,0x79,0xdc,0xc1]
; X64-AVX-NEXT: retq # encoding: [0xc3]
%res = call <2 x i64> @llvm.x86.aesni.aesenc(<2 x i64> %a0, <2 x i64> %a1) ; <<2 x i64>> [#uses=1]
ret <2 x i64> %res
}
@ -51,15 +83,25 @@ declare <2 x i64> @llvm.x86.aesni.aesenc(<2 x i64>, <2 x i64>) nounwind readnone
define <2 x i64> @test_x86_aesni_aesenclast(<2 x i64> %a0, <2 x i64> %a1) {
; CHECK-LABEL: test_x86_aesni_aesenclast:
; CHECK: ## BB#0:
; CHECK-NEXT: aesenclast %xmm1, %xmm0 ## encoding: [0x66,0x0f,0x38,0xdd,0xc1]
; CHECK-NEXT: retl ## encoding: [0xc3]
; X86-SSE-LABEL: test_x86_aesni_aesenclast:
; X86-SSE: # BB#0:
; X86-SSE-NEXT: aesenclast %xmm1, %xmm0 # encoding: [0x66,0x0f,0x38,0xdd,0xc1]
; X86-SSE-NEXT: retl # encoding: [0xc3]
;
; VCHECK-LABEL: test_x86_aesni_aesenclast:
; VCHECK: ## BB#0:
; VCHECK-NEXT: vaesenclast %xmm1, %xmm0, %xmm0 ## encoding: [0xc4,0xe2,0x79,0xdd,0xc1]
; VCHECK-NEXT: retl ## encoding: [0xc3]
; X86-AVX-LABEL: test_x86_aesni_aesenclast:
; X86-AVX: # BB#0:
; X86-AVX-NEXT: vaesenclast %xmm1, %xmm0, %xmm0 # encoding: [0xc4,0xe2,0x79,0xdd,0xc1]
; X86-AVX-NEXT: retl # encoding: [0xc3]
;
; X64-SSE-LABEL: test_x86_aesni_aesenclast:
; X64-SSE: # BB#0:
; X64-SSE-NEXT: aesenclast %xmm1, %xmm0 # encoding: [0x66,0x0f,0x38,0xdd,0xc1]
; X64-SSE-NEXT: retq # encoding: [0xc3]
;
; X64-AVX-LABEL: test_x86_aesni_aesenclast:
; X64-AVX: # BB#0:
; X64-AVX-NEXT: vaesenclast %xmm1, %xmm0, %xmm0 # encoding: [0xc4,0xe2,0x79,0xdd,0xc1]
; X64-AVX-NEXT: retq # encoding: [0xc3]
%res = call <2 x i64> @llvm.x86.aesni.aesenclast(<2 x i64> %a0, <2 x i64> %a1) ; <<2 x i64>> [#uses=1]
ret <2 x i64> %res
}
@ -67,15 +109,25 @@ declare <2 x i64> @llvm.x86.aesni.aesenclast(<2 x i64>, <2 x i64>) nounwind read
define <2 x i64> @test_x86_aesni_aesimc(<2 x i64> %a0) {
; CHECK-LABEL: test_x86_aesni_aesimc:
; CHECK: ## BB#0:
; CHECK-NEXT: aesimc %xmm0, %xmm0 ## encoding: [0x66,0x0f,0x38,0xdb,0xc0]
; CHECK-NEXT: retl ## encoding: [0xc3]
; X86-SSE-LABEL: test_x86_aesni_aesimc:
; X86-SSE: # BB#0:
; X86-SSE-NEXT: aesimc %xmm0, %xmm0 # encoding: [0x66,0x0f,0x38,0xdb,0xc0]
; X86-SSE-NEXT: retl # encoding: [0xc3]
;
; VCHECK-LABEL: test_x86_aesni_aesimc:
; VCHECK: ## BB#0:
; VCHECK-NEXT: vaesimc %xmm0, %xmm0 ## encoding: [0xc4,0xe2,0x79,0xdb,0xc0]
; VCHECK-NEXT: retl ## encoding: [0xc3]
; X86-AVX-LABEL: test_x86_aesni_aesimc:
; X86-AVX: # BB#0:
; X86-AVX-NEXT: vaesimc %xmm0, %xmm0 # encoding: [0xc4,0xe2,0x79,0xdb,0xc0]
; X86-AVX-NEXT: retl # encoding: [0xc3]
;
; X64-SSE-LABEL: test_x86_aesni_aesimc:
; X64-SSE: # BB#0:
; X64-SSE-NEXT: aesimc %xmm0, %xmm0 # encoding: [0x66,0x0f,0x38,0xdb,0xc0]
; X64-SSE-NEXT: retq # encoding: [0xc3]
;
; X64-AVX-LABEL: test_x86_aesni_aesimc:
; X64-AVX: # BB#0:
; X64-AVX-NEXT: vaesimc %xmm0, %xmm0 # encoding: [0xc4,0xe2,0x79,0xdb,0xc0]
; X64-AVX-NEXT: retq # encoding: [0xc3]
%res = call <2 x i64> @llvm.x86.aesni.aesimc(<2 x i64> %a0) ; <<2 x i64>> [#uses=1]
ret <2 x i64> %res
}
@ -83,15 +135,25 @@ declare <2 x i64> @llvm.x86.aesni.aesimc(<2 x i64>) nounwind readnone
define <2 x i64> @test_x86_aesni_aeskeygenassist(<2 x i64> %a0) {
; CHECK-LABEL: test_x86_aesni_aeskeygenassist:
; CHECK: ## BB#0:
; CHECK-NEXT: aeskeygenassist $7, %xmm0, %xmm0 ## encoding: [0x66,0x0f,0x3a,0xdf,0xc0,0x07]
; CHECK-NEXT: retl ## encoding: [0xc3]
; X86-SSE-LABEL: test_x86_aesni_aeskeygenassist:
; X86-SSE: # BB#0:
; X86-SSE-NEXT: aeskeygenassist $7, %xmm0, %xmm0 # encoding: [0x66,0x0f,0x3a,0xdf,0xc0,0x07]
; X86-SSE-NEXT: retl # encoding: [0xc3]
;
; VCHECK-LABEL: test_x86_aesni_aeskeygenassist:
; VCHECK: ## BB#0:
; VCHECK-NEXT: vaeskeygenassist $7, %xmm0, %xmm0 ## encoding: [0xc4,0xe3,0x79,0xdf,0xc0,0x07]
; VCHECK-NEXT: retl ## encoding: [0xc3]
; X86-AVX-LABEL: test_x86_aesni_aeskeygenassist:
; X86-AVX: # BB#0:
; X86-AVX-NEXT: vaeskeygenassist $7, %xmm0, %xmm0 # encoding: [0xc4,0xe3,0x79,0xdf,0xc0,0x07]
; X86-AVX-NEXT: retl # encoding: [0xc3]
;
; X64-SSE-LABEL: test_x86_aesni_aeskeygenassist:
; X64-SSE: # BB#0:
; X64-SSE-NEXT: aeskeygenassist $7, %xmm0, %xmm0 # encoding: [0x66,0x0f,0x3a,0xdf,0xc0,0x07]
; X64-SSE-NEXT: retq # encoding: [0xc3]
;
; X64-AVX-LABEL: test_x86_aesni_aeskeygenassist:
; X64-AVX: # BB#0:
; X64-AVX-NEXT: vaeskeygenassist $7, %xmm0, %xmm0 # encoding: [0xc4,0xe3,0x79,0xdf,0xc0,0x07]
; X64-AVX-NEXT: retq # encoding: [0xc3]
%res = call <2 x i64> @llvm.x86.aesni.aeskeygenassist(<2 x i64> %a0, i8 7) ; <<2 x i64>> [#uses=1]
ret <2 x i64> %res
}