mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-19 19:12:56 +02:00
ARM: fix thumb coprocessor instruction with pre-writeback disassembly
was stc2 p0, c0, [r0]! instead of stc2 p0, c0, [r0,#0]! llvm-svn: 183975
This commit is contained in:
parent
a0c15494c5
commit
13c4894a31
@ -3632,7 +3632,7 @@ multiclass t2LdStCop<bits<4> op31_28, bit load, bit Dbit, string asm> {
|
||||
let DecoderMethod = "DecodeCopMemInstruction";
|
||||
}
|
||||
def _PRE : T2CI<op31_28,
|
||||
(outs), (ins p_imm:$cop, c_imm:$CRd, addrmode5:$addr),
|
||||
(outs), (ins p_imm:$cop, c_imm:$CRd, addrmode5_pre:$addr),
|
||||
asm, "\t$cop, $CRd, $addr!"> {
|
||||
bits<13> addr;
|
||||
bits<4> cop;
|
||||
|
@ -221,6 +221,9 @@
|
||||
# CHECK: stc2 p12, c15, [r9], {137}
|
||||
0x89 0xfc 0x89 0xfc
|
||||
|
||||
# CHECK: stc2 p0, c0, [r0, #0]!
|
||||
0xa0 0xfd 0x00 0x00
|
||||
|
||||
# CHECK: vmov r1, r0, d11
|
||||
0x50 0xec 0x1b 0x1b
|
||||
|
||||
|
Loading…
Reference in New Issue
Block a user