RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 19:52:54 +01:00
Code Issues Projects Releases Wiki Activity

Hide debugging options

Browse Source 
llvm-svn: 2676
This commit is contained in:
Chris Lattner 2002-05-20 21:39:10 +00:00
parent 6b2ba36c18
commit 1752fa9899
4 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/Analysis/LiveVar/FunctionLiveVarInfo.cpp
View File

@ -15,7 +15,7 @@
AnalysisID FunctionLiveVarInfo::ID(AnalysisID::create<FunctionLiveVarInfo>());
cl::Enum<LiveVarDebugLevel_t> DEBUG_LV("dlivevar", cl::NoFlags,
cl::Enum<LiveVarDebugLevel_t> DEBUG_LV("dlivevar", cl::Hidden,
"enable live-variable debugging information",
clEnumValN(LV_DEBUG_None , "n", "disable debug output"),
clEnumValN(LV_DEBUG_Normal , "y", "enable debug output"),

2
lib/CodeGen/InstrSched/InstrScheduling.cpp
View File

@ -19,7 +19,7 @@ using std::vector;
//************************* External Data Types *****************************/
cl::Enum<enum SchedDebugLevel_t> SchedDebugLevel("dsched", cl::NoFlags,
cl::Enum<enum SchedDebugLevel_t> SchedDebugLevel("dsched", cl::Hidden,
"enable instruction scheduling debugging information",
clEnumValN(Sched_NoDebugInfo, "n", "disable debug output"),
clEnumValN(Sched_Disable, "off", "disable instruction scheduling"),

2
lib/CodeGen/InstrSelection/InstrSelection.cpp
View File

@ -39,7 +39,7 @@ enum SelectDebugLevel_t {
};
// Enable Debug Options to be specified on the command line
cl::Enum<enum SelectDebugLevel_t> SelectDebugLevel("dselect", cl::NoFlags,
cl::Enum<enum SelectDebugLevel_t> SelectDebugLevel("dselect", cl::Hidden,
"enable instruction selection debugging information",
clEnumValN(Select_NoDebugInfo, "n", "disable debug output"),
clEnumValN(Select_PrintMachineCode, "y", "print generated machine code"),

2
lib/CodeGen/RegAlloc/PhyRegAlloc.cpp
View File

@ -32,7 +32,7 @@ using std::cerr;
// ***TODO: There are several places we add instructions. Validate the order
// of adding these instructions.
cl::Enum<RegAllocDebugLevel_t> DEBUG_RA("dregalloc", cl::NoFlags,
cl::Enum<RegAllocDebugLevel_t> DEBUG_RA("dregalloc", cl::Hidden,
"enable register allocation debugging information",
clEnumValN(RA_DEBUG_None , "n", "disable debug output"),
clEnumValN(RA_DEBUG_Normal , "y", "enable debug output"),