RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-20 03:23:01 +02:00
Code Issues Projects Releases Wiki Activity

fastcc -> fastcall

Browse Source 
llvm-svn: 34749
This commit is contained in:
Chris Lattner 2007-02-28 18:35:36 +00:00
parent d8c7e8999e
commit 1fa940fc5f
1 changed files with 8 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
test/CodeGen/X86/fast-cc-pass-in-regs.ll
View File

@ -1,16 +1,14 @@
; RUN: llvm-upgrade < %s | llvm-as | llc -march=x86 -x86-asm-syntax=intel -enable-x86-fastcc | grep 'mov EDX, 1'
; RUN: llvm-as < %s | llc -march=x86 -x86-asm-syntax=intel | grep 'mov EDX, 1'
; check that fastcc is passing stuff in regs.
; Argument reg passing is disabled due to regalloc issues. FIXME!
; XFAIL: *
declare x86_fastcallcc i64 @callee(i64)
declare fastcc long %callee(long)
long %caller() {
%X = call fastcc long %callee(long 4294967299) ;; (1ULL << 32) + 3
ret long %X
define i64 @caller() {
%X = callx86_fastcallcc i64 @callee( i64 4294967299 ) ; <i64> [#uses=1]
ret i64 %X
}
fastcc long %caller2(long %X) {
ret long %X
define x86_fastcallcc i64 @caller2(i64 %X) {
ret i64 %X
}