RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 11:13:28 +01:00
Code Issues Projects Releases Wiki Activity

[MIRParser] Update a diagnostic message to use the correct register sigil. NFC

Browse Source 
Summary:
Patch r323922 changed the sigil for physical registers to '$',  instead of '%'.
An error message was missed during this change, and reports the wrong sigil.
This patch corrects that diagnostic and the tests that check that error string.


Reviewers: zer0, bjope

Reviewed By: bjope

Subscribers: bjope, thegameg, plotfi, llvm-commits

Differential Revision: https://reviews.llvm.org/D48086

llvm-svn: 335066
This commit is contained in:
Matt Davis 2018-06-19 18:39:40 +00:00
parent 266224bf91
commit 2054afa728
4 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/CodeGen/MIRParser/MIParser.cpp
View File

@ -929,7 +929,7 @@ bool MIParser::verifyImplicitOperands(ArrayRef<ParsedMachineOperand> Operands,
continue;
return error(Operands.empty() ? Token.location() : Operands.back().End,
Twine("missing implicit register operand '") +
printImplicitRegisterFlag(I) + " %" +
printImplicitRegisterFlag(I) + " $" +
getRegisterName(TRI, I.getReg()) + "'");
}
return false;

2
test/CodeGen/MIR/X86/expected-different-implicit-operand.mir
View File

@ -23,7 +23,7 @@ body: |
bb.0.entry:
$eax = MOV32rm $rdi, 1, _, 0, _
CMP32ri8 $eax, 10, implicit-def $eflags
; CHECK: [[@LINE+1]]:35: missing implicit register operand 'implicit %eflags'
; CHECK: [[@LINE+1]]:35: missing implicit register operand 'implicit $eflags'
JG_1 %bb.2.exit, implicit $eax
bb.1.less:

2
test/CodeGen/MIR/X86/expected-different-implicit-register-flag.mir
View File

@ -23,7 +23,7 @@ body: |
bb.0.entry:
$eax = MOV32rm $rdi, 1, _, 0, _
CMP32ri8 $eax, 10, implicit-def $eflags
; CHECK: [[@LINE+1]]:42: missing implicit register operand 'implicit %eflags'
; CHECK: [[@LINE+1]]:42: missing implicit register operand 'implicit $eflags'
JG_1 %bb.2.exit, implicit-def $eflags
bb.1.less:

2
test/CodeGen/MIR/X86/missing-implicit-operand.mir
View File

@ -27,7 +27,7 @@ body: |
$eax = MOV32rm $rdi, 1, _, 0, _
CMP32ri8 $eax, 10, implicit-def $eflags
; CHECK: [[@LINE+1]]:20: missing implicit register operand 'implicit %eflags'
; CHECK: [[@LINE+1]]:20: missing implicit register operand 'implicit $eflags'
JG_1 %bb.2.exit
bb.1.less: