RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 03:02:36 +01:00
Code Issues Projects Releases Wiki Activity

X86-64: Mark WINCALL and more tail call instructions as code gen only.

Browse Source 
llvm-svn: 108685
This commit is contained in:
Daniel Dunbar 2010-07-19 07:21:07 +00:00
parent fa2847103d
commit 220bd809bf
2 changed files with 4 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
lib/Target/X86/X86Instr64bit.td
View File

@ -158,7 +158,7 @@ let isCall = 1 in
// FIXME: We need to teach codegen about single list of call-clobbered
// registers.
let isCall = 1 in
let isCall = 1, isCodeGenOnly = 1 in
// All calls clobber the non-callee saved registers. RSP is marked as
// a use to prevent stack-pointer assignments that appear immediately
// before calls from potentially appearing dead. Uses for argument
@ -182,7 +182,8 @@ let isCall = 1 in
}
let isCall = 1, isTerminator = 1, isReturn = 1, isBarrier = 1 in
let isCall = 1, isTerminator = 1, isReturn = 1, isBarrier = 1,
isCodeGenOnly = 1 in
let Defs = [RAX, RCX, RDX, RSI, RDI, R8, R9, R10, R11,
FP0, FP1, FP2, FP3, FP4, FP5, FP6, ST0, ST1,
MM0, MM1, MM2, MM3, MM4, MM5, MM6, MM7,

2
test/MC/AsmParser/X86/x86_instructions.s
View File

@ -56,7 +56,7 @@
subl %eax, %ebx
// FIXME: Check that this matches the correct instruction.
// CHECK: call *%rax
// CHECK: callq *%rax
call *%rax
// FIXME: Check that this matches the correct instruction.