RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-22 20:43:44 +02:00
Code Issues Projects Releases Wiki Activity

[AArch64] add tests for bics; NFC

Browse Source 
llvm-svn: 288183
This commit is contained in:
Sanjay Patel 2016-11-29 19:15:27 +00:00
parent e0bd5a33fc
commit 223fb45a69
1 changed files with 44 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

44
test/CodeGen/AArch64/bics.ll Normal file
View File

@ -0,0 +1,44 @@
; RUN: llc < %s -mtriple=aarch64-unknown-unknown | FileCheck %s
define i1 @andn_cmp(i32 %x, i32 %y) {
; CHECK-LABEL: andn_cmp:
; CHECK: // BB#0:
; CHECK-NEXT: bics wzr, w1, w0
; CHECK-NEXT: cset w0, eq
; CHECK-NEXT: ret
;
%notx = xor i32 %x, -1
%and = and i32 %notx, %y
%cmp = icmp eq i32 %and, 0
ret i1 %cmp
}
; FIXME: Recognize a disguised bics.
define i1 @and_cmp(i32 %x, i32 %y) {
; CHECK-LABEL: and_cmp:
; CHECK: // BB#0:
; CHECK-NEXT: and w8, w0, w1
; CHECK-NEXT: cmp w8, w1
; CHECK-NEXT: cset w0, eq
; CHECK-NEXT: ret
;
%and = and i32 %x, %y
%cmp = icmp eq i32 %and, %y
ret i1 %cmp
}
define i1 @and_cmp_const(i32 %x) {
; CHECK-LABEL: and_cmp_const:
; CHECK: // BB#0:
; CHECK-NEXT: mov w8, #43
; CHECK-NEXT: and w8, w0, w8
; CHECK-NEXT: cmp w8, #43
; CHECK-NEXT: cset w0, eq
; CHECK-NEXT: ret
;
%and = and i32 %x, 43
%cmp = icmp eq i32 %and, 43
ret i1 %cmp
}