mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 11:13:28 +01:00
Fix line endings. NFCI.
llvm-svn: 319559
This commit is contained in:
parent
1c33514dd0
commit
2277bec0b5
@ -1573,15 +1573,15 @@ defm VPBROADCASTMB2Q : avx512_mask_broadcast<0x2A, "vpbroadcastmb2q",
|
||||
//===----------------------------------------------------------------------===//
|
||||
// -- VPERMI2 - 3 source operands form --
|
||||
|
||||
let Sched = WriteFShuffle256 in
|
||||
def AVX512_PERM2_F : OpndItins<
|
||||
IIC_SSE_SHUFP, IIC_SSE_SHUFP
|
||||
>;
|
||||
|
||||
let Sched = WriteShuffle256 in
|
||||
def AVX512_PERM2_I : OpndItins<
|
||||
IIC_SSE_PSHUF_RI, IIC_SSE_PSHUF_MI
|
||||
>;
|
||||
let Sched = WriteFShuffle256 in
|
||||
def AVX512_PERM2_F : OpndItins<
|
||||
IIC_SSE_SHUFP, IIC_SSE_SHUFP
|
||||
>;
|
||||
|
||||
let Sched = WriteShuffle256 in
|
||||
def AVX512_PERM2_I : OpndItins<
|
||||
IIC_SSE_PSHUF_RI, IIC_SSE_PSHUF_MI
|
||||
>;
|
||||
|
||||
multiclass avx512_perm_i<bits<8> opc, string OpcodeStr, OpndItins itins,
|
||||
X86VectorVTInfo _> {
|
||||
@ -1722,7 +1722,7 @@ multiclass avx512_perm_t_sizes_bw<bits<8> opc, string OpcodeStr, OpndItins itins
|
||||
Idx.info256>, EVEX_V256;
|
||||
}
|
||||
}
|
||||
|
||||
|
||||
defm VPERMT2D : avx512_perm_t_sizes<0x7E, "vpermt2d", AVX512_PERM2_I,
|
||||
avx512vl_i32_info, avx512vl_i32_info>, EVEX_CD8<32, CD8VF>;
|
||||
defm VPERMT2Q : avx512_perm_t_sizes<0x7E, "vpermt2q", AVX512_PERM2_I,
|
||||
|
Loading…
Reference in New Issue
Block a user