RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 11:13:28 +01:00
Code Issues Projects Releases Wiki Activity

[X86][SSE] Create matchVectorShuffleWithUNPCK helper function.

Browse Source 
Currently only used by target shuffle combining - will use it for lowering as well in a future patch.

llvm-svn: 294943
This commit is contained in:
Simon Pilgrim 2017-02-13 11:52:58 +00:00
parent 8d6b7774b8
commit 2522e1d347
1 changed files with 42 additions and 46 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

84
lib/Target/X86/X86ISelLowering.cpp
View File

@ -8222,6 +8222,43 @@ static SDValue lowerVectorShuffleToEXPAND(const SDLoc &DL, MVT VT,
ZeroVector);
}
static bool matchVectorShuffleWithUNPCK(MVT VT, SDValue &V1, SDValue &V2,
unsigned &UnpackOpcode, bool IsUnary,
ArrayRef<int> TargetMask) {
// Attempt to match the target mask against the unpack lo/hi mask patterns.
SmallVector<int, 64> Unpckl, Unpckh;
createUnpackShuffleMask(VT, Unpckl, /* Lo = */ true, IsUnary);
if (isTargetShuffleEquivalent(TargetMask, Unpckl)) {
UnpackOpcode = X86ISD::UNPCKL;
return true;
}
createUnpackShuffleMask(VT, Unpckh, /* Lo = */ false, IsUnary);
if (isTargetShuffleEquivalent(TargetMask, Unpckh)) {
UnpackOpcode = X86ISD::UNPCKH;
return true;
}
// If a binary shuffle, commute and try again.
if (!IsUnary) {
ShuffleVectorSDNode::commuteMask(Unpckl);
if (isTargetShuffleEquivalent(TargetMask, Unpckl)) {
UnpackOpcode = X86ISD::UNPCKL;
std::swap(V1, V2);
return true;
}
ShuffleVectorSDNode::commuteMask(Unpckh);
if (isTargetShuffleEquivalent(TargetMask, Unpckh)) {
UnpackOpcode = X86ISD::UNPCKH;
std::swap(V1, V2);
return true;
}
}
return false;
}
// X86 has dedicated unpack instructions that can handle specific blend
// operations: UNPCKH and UNPCKL.
static SDValue lowerVectorShuffleWithUNPCK(const SDLoc &DL, MVT VT,
@ -26575,54 +26612,13 @@ static bool matchBinaryVectorShuffle(MVT MaskVT, ArrayRef<int> Mask,
if (LegalVT.is256BitVector() && !Subtarget.hasAVX2())
LegalVT = (32 == EltSizeInBits ? MVT::v8f32 : MVT::v4f64);
SmallVector<int, 64> Unpckl, Unpckh;
if (IsUnary) {
createUnpackShuffleMask(MaskVT, Unpckl, true, true);
if (isTargetShuffleEquivalent(Mask, Unpckl)) {
if (matchVectorShuffleWithUNPCK(MaskVT, V1, IsUnary ? V1 : V2, Shuffle,
IsUnary, Mask)) {
if (IsUnary)
V2 = V1;
Shuffle = X86ISD::UNPCKL;
ShuffleVT = LegalVT;
return true;
}
createUnpackShuffleMask(MaskVT, Unpckh, false, true);
if (isTargetShuffleEquivalent(Mask, Unpckh)) {
V2 = V1;
Shuffle = X86ISD::UNPCKH;
ShuffleVT = LegalVT;
return true;
}
} else {
createUnpackShuffleMask(MaskVT, Unpckl, true, false);
if (isTargetShuffleEquivalent(Mask, Unpckl)) {
Shuffle = X86ISD::UNPCKL;
ShuffleVT = LegalVT;
return true;
}
createUnpackShuffleMask(MaskVT, Unpckh, false, false);
if (isTargetShuffleEquivalent(Mask, Unpckh)) {
Shuffle = X86ISD::UNPCKH;
ShuffleVT = LegalVT;
return true;
}
ShuffleVectorSDNode::commuteMask(Unpckl);
if (isTargetShuffleEquivalent(Mask, Unpckl)) {
std::swap(V1, V2);
Shuffle = X86ISD::UNPCKL;
ShuffleVT = LegalVT;
return true;
}
ShuffleVectorSDNode::commuteMask(Unpckh);
if (isTargetShuffleEquivalent(Mask, Unpckh)) {
std::swap(V1, V2);
Shuffle = X86ISD::UNPCKH;
ShuffleVT = LegalVT;
return true;
}
}
}
return false;