mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-24 19:52:54 +01:00
More Thumb2 encodings.
llvm-svn: 119737
This commit is contained in:
Owen Anderson
parent
eec8c82d32
commit
25dc3a4fe6
@ -2488,44 +2488,46 @@ def t2SMLSLDX : T2FourReg_mac<1, 0b101, 0b1101, (outs rGPR:$Ra,rGPR:$Rd),
|
|||||||
|
|
||||||
class T2I_misc<bits<2> op1, bits<2> op2, dag oops, dag iops,
|
class T2I_misc<bits<2> op1, bits<2> op2, dag oops, dag iops,
|
||||||
InstrItinClass itin, string opc, string asm, list<dag> pattern>
|
InstrItinClass itin, string opc, string asm, list<dag> pattern>
|
||||||
: T2I<oops, iops, itin, opc, asm, pattern> {
|
: T2ThreeReg<oops, iops, itin, opc, asm, pattern> {
|
||||||
let Inst{31-27} = 0b11111;
|
let Inst{31-27} = 0b11111;
|
||||||
let Inst{26-22} = 0b01010;
|
let Inst{26-22} = 0b01010;
|
||||||
let Inst{21-20} = op1;
|
let Inst{21-20} = op1;
|
||||||
let Inst{15-12} = 0b1111;
|
let Inst{15-12} = 0b1111;
|
||||||
let Inst{7-6} = 0b10;
|
let Inst{7-6} = 0b10;
|
||||||
let Inst{5-4} = op2;
|
let Inst{5-4} = op2;
|
||||||
|
let Rn{3-0} = Rm{3-0};
|
||||||
}
|
}
|
||||||
|
|
||||||
def t2CLZ : T2I_misc<0b11, 0b00, (outs rGPR:$dst), (ins rGPR:$src), IIC_iUNAr,
|
def t2CLZ : T2I_misc<0b11, 0b00, (outs rGPR:$Rd), (ins rGPR:$Rm), IIC_iUNAr,
|
||||||
"clz", "\t$dst, $src", [(set rGPR:$dst, (ctlz rGPR:$src))]>;
|
"clz", "\t$Rd, $Rm", [(set rGPR:$Rd, (ctlz rGPR:$Rm))]>;
|
||||||
|
|
||||||
def t2RBIT : T2I_misc<0b01, 0b10, (outs rGPR:$dst), (ins rGPR:$src), IIC_iUNAr,
|
def t2RBIT : T2I_misc<0b01, 0b10, (outs rGPR:$Rd), (ins rGPR:$Rm), IIC_iUNAr,
|
||||||
"rbit", "\t$dst, $src",
|
"rbit", "\t$Rd, $Rm",
|
||||||
[(set rGPR:$dst, (ARMrbit rGPR:$src))]>;
|
[(set rGPR:$Rd, (ARMrbit rGPR:$Rm))]>;
|
||||||
|
|
||||||
def t2REV : T2I_misc<0b01, 0b00, (outs rGPR:$dst), (ins rGPR:$src), IIC_iUNAr,
|
def t2REV : T2I_misc<0b01, 0b00, (outs rGPR:$Rd), (ins rGPR:$Rm), IIC_iUNAr,
|
||||||
"rev", ".w\t$dst, $src", [(set rGPR:$dst, (bswap rGPR:$src))]>;
|
"rev", ".w\t$Rd, $Rm", [(set rGPR:$Rd, (bswap rGPR:$Rm))]>;
|
||||||
|
|
||||||
def t2REV16 : T2I_misc<0b01, 0b01, (outs rGPR:$dst), (ins rGPR:$src), IIC_iUNAr,
|
def t2REV16 : T2I_misc<0b01, 0b01, (outs rGPR:$Rd), (ins rGPR:$Rm), IIC_iUNAr,
|
||||||
"rev16", ".w\t$dst, $src",
|
"rev16", ".w\t$Rd, $Rm",
|
||||||
[(set rGPR:$dst,
|
[(set rGPR:$Rd,
|
||||||
(or (and (srl rGPR:$src, (i32 8)), 0xFF),
|
(or (and (srl rGPR:$Rm, (i32 8)), 0xFF),
|
||||||
(or (and (shl rGPR:$src, (i32 8)), 0xFF00),
|
(or (and (shl rGPR:$Rm, (i32 8)), 0xFF00),
|
||||||
(or (and (srl rGPR:$src, (i32 8)), 0xFF0000),
|
(or (and (srl rGPR:$Rm, (i32 8)), 0xFF0000),
|
||||||
(and (shl rGPR:$src, (i32 8)), 0xFF000000)))))]>;
|
(and (shl rGPR:$Rm, (i32 8)), 0xFF000000)))))]>;
|
||||||
|
|
||||||
def t2REVSH : T2I_misc<0b01, 0b11, (outs rGPR:$dst), (ins rGPR:$src), IIC_iUNAr,
|
def t2REVSH : T2I_misc<0b01, 0b11, (outs rGPR:$Rd), (ins rGPR:$Rm), IIC_iUNAr,
|
||||||
"revsh", ".w\t$dst, $src",
|
"revsh", ".w\t$Rd, $Rm",
|
||||||
[(set rGPR:$dst,
|
[(set rGPR:$Rd,
|
||||||
(sext_inreg
|
(sext_inreg
|
||||||
(or (srl (and rGPR:$src, 0xFF00), (i32 8)),
|
(or (srl (and rGPR:$Rm, 0xFF00), (i32 8)),
|
||||||
(shl rGPR:$src, (i32 8))), i16))]>;
|
(shl rGPR:$Rm, (i32 8))), i16))]>;
|
||||||
|
|
||||||
def t2PKHBT : T2I<(outs rGPR:$dst), (ins rGPR:$src1, rGPR:$src2, shift_imm:$sh),
|
def t2PKHBT : T2ThreeReg<
|
||||||
IIC_iBITsi, "pkhbt", "\t$dst, $src1, $src2$sh",
|
(outs rGPR:$Rd), (ins rGPR:$Rn, rGPR:$Rm, shift_imm:$sh),
|
||||||
[(set rGPR:$dst, (or (and rGPR:$src1, 0xFFFF),
|
IIC_iBITsi, "pkhbt", "\t$Rd, $Rn, $Rm$sh",
|
||||||
(and (shl rGPR:$src2, lsl_amt:$sh),
|
[(set rGPR:$Rd, (or (and rGPR:$Rn, 0xFFFF),
|
||||||
|
(and (shl rGPR:$Rm, lsl_amt:$sh),
|
||||||
0xFFFF0000)))]>,
|
0xFFFF0000)))]>,
|
||||||
Requires<[HasT2ExtractPack, IsThumb2]> {
|
Requires<[HasT2ExtractPack, IsThumb2]> {
|
||||||
let Inst{31-27} = 0b11101;
|
let Inst{31-27} = 0b11101;
|
||||||
@ -2533,6 +2535,10 @@ def t2PKHBT : T2I<(outs rGPR:$dst), (ins rGPR:$src1, rGPR:$src2, shift_imm:$sh),
|
|||||||
let Inst{24-20} = 0b01100;
|
let Inst{24-20} = 0b01100;
|
||||||
let Inst{5} = 0; // BT form
|
let Inst{5} = 0; // BT form
|
||||||
let Inst{4} = 0;
|
let Inst{4} = 0;
|
||||||
|
|
||||||
|
bits<5> sh;
|
||||||
|
let Inst{14-12} = sh{4-2};
|
||||||
|
let Inst{7-6} = sh{1-0};
|
||||||
}
|
}
|
||||||
|
|
||||||
// Alternate cases for PKHBT where identities eliminate some nodes.
|
// Alternate cases for PKHBT where identities eliminate some nodes.
|
||||||
@ -2545,10 +2551,11 @@ def : T2Pat<(or (and rGPR:$src1, 0xFFFF), (shl rGPR:$src2, imm16_31:$sh)),
|
|||||||
|
|
||||||
// Note: Shifts of 1-15 bits will be transformed to srl instead of sra and
|
// Note: Shifts of 1-15 bits will be transformed to srl instead of sra and
|
||||||
// will match the pattern below.
|
// will match the pattern below.
|
||||||
def t2PKHTB : T2I<(outs rGPR:$dst), (ins rGPR:$src1, rGPR:$src2, shift_imm:$sh),
|
def t2PKHTB : T2ThreeReg<
|
||||||
IIC_iBITsi, "pkhtb", "\t$dst, $src1, $src2$sh",
|
(outs rGPR:$Rd), (ins rGPR:$Rn, rGPR:$Rm, shift_imm:$sh),
|
||||||
[(set rGPR:$dst, (or (and rGPR:$src1, 0xFFFF0000),
|
IIC_iBITsi, "pkhtb", "\t$Rd, $Rn, $Rm$sh",
|
||||||
(and (sra rGPR:$src2, asr_amt:$sh),
|
[(set rGPR:$Rd, (or (and rGPR:$Rn, 0xFFFF0000),
|
||||||
|
(and (sra rGPR:$Rm, asr_amt:$sh),
|
||||||
0xFFFF)))]>,
|
0xFFFF)))]>,
|
||||||
Requires<[HasT2ExtractPack, IsThumb2]> {
|
Requires<[HasT2ExtractPack, IsThumb2]> {
|
||||||
let Inst{31-27} = 0b11101;
|
let Inst{31-27} = 0b11101;
|
||||||
@ -2556,6 +2563,10 @@ def t2PKHTB : T2I<(outs rGPR:$dst), (ins rGPR:$src1, rGPR:$src2, shift_imm:$sh),
|
|||||||
let Inst{24-20} = 0b01100;
|
let Inst{24-20} = 0b01100;
|
||||||
let Inst{5} = 1; // TB form
|
let Inst{5} = 1; // TB form
|
||||||
let Inst{4} = 0;
|
let Inst{4} = 0;
|
||||||
|
|
||||||
|
bits<5> sh;
|
||||||
|
let Inst{14-12} = sh{4-2};
|
||||||
|
let Inst{7-6} = sh{1-0};
|
||||||
}
|
}
|
||||||
|
|
||||||
// Alternate cases for PKHTB where identities eliminate some nodes. Note that
|
// Alternate cases for PKHTB where identities eliminate some nodes. Note that
|
||||||
|
|||||||
@ -71,3 +71,27 @@
|
|||||||
|
|
||||||
@ CHECK: smlabt r0, r1, r2, r0 @ encoding: [0xc1,0x02,0x00,0xe1]
|
@ CHECK: smlabt r0, r1, r2, r0 @ encoding: [0xc1,0x02,0x00,0xe1]
|
||||||
smlabt r0, r1, r2, r0
|
smlabt r0, r1, r2, r0
|
||||||
|
|
||||||
|
@ CHECK: clz r0, r0 @ encoding: [0x10,0x0f,0x6f,0xe1]
|
||||||
|
clz r0, r0
|
||||||
|
@ CHECK: rev r0, r0 @ encoding: [0x30,0x0f,0xbf,0xe6]
|
||||||
|
rev r0, r0
|
||||||
|
@ CHECK: revsh r0, r0 @ encoding: [0xb0,0x0f,0xff,0xe6]
|
||||||
|
revsh r0, r0
|
||||||
|
|
||||||
|
@ CHECK: pkhbt r0, r0, r1, lsl #16 @ encoding: [0x11,0x08,0x80,0xe6]
|
||||||
|
pkhbt r0, r0, r1, lsl #16
|
||||||
|
@ CHECK: pkhbt r0, r0, r1, lsl #12 @ encoding: [0x11,0x06,0x80,0xe6]
|
||||||
|
pkhbt r0, r0, r1, lsl #16
|
||||||
|
@ CHECK: pkhbt r0, r0, r1, lsl #18 @ encoding: [0x11,0x09,0x80,0xe6]
|
||||||
|
pkhbt r0, r0, r1, lsl #18
|
||||||
|
@ CHECK: pkhbt r0, r0, r1 @ encoding: [0x11,0x00,0x80,0xe6]
|
||||||
|
pkhbt r0, r0, r1
|
||||||
|
@ CHECK: pkhtb r0, r0, r1, asr #16 @ encoding: [0x51,0x08,0x80,0xe6]
|
||||||
|
pkhtb r0, r0, r1, asr #16
|
||||||
|
@ CHECK: pkhtb r0, r0, r1, asr #12 @ encoding: [0x51,0x06,0x80,0xe6]
|
||||||
|
pkhtb r0, r0, r1, asr #12
|
||||||
|
@ CHECK: pkhtb r0, r0, r1, asr #18 @ encoding: [0x51,0x09,0x80,0xe6]
|
||||||
|
pkhtb r0, r0, r1, asr #18
|
||||||
|
@ CHECK: pkhtb r0, r0, r1, asr #22 @ encoding: [0x51,0x0b,0x80,0xe6]
|
||||||
|
pkhtb r0, r0, r1, asr #22
|
||||||
|
|||||||
Loading…
Reference in New Issue
Block a user