RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-25 12:12:47 +01:00
Code Issues Projects Releases Wiki Activity

[X86] Use mtriple instead of march in MIR tests

Browse Source
This commit is contained in:
Simon Pilgrim 2020-10-26 15:20:14 +00:00
parent 4f90b31115
commit 260990f87d
4 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
test/CodeGen/X86/opt_phis.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -run-pass opt-phis -march=x86-64 -o - %s | FileCheck %s
# RUN: llc -run-pass opt-phis -mtriple=x86_64-- -o - %s | FileCheck %s
--- |
define void @test() {
ret void

2
test/CodeGen/X86/opt_phis2.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -run-pass opt-phis -march=x86-64 -o - %s | FileCheck %s
# RUN: llc -run-pass opt-phis -mtriple=x86_64-- -o - %s | FileCheck %s
# All PHIs should be removed since they can be securely replaced
# by %8 register.
# CHECK-NOT: PHI

2
test/CodeGen/X86/unreachable-mbb-undef-phi.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -march=x86-64 %s -o - -run-pass=processimpdefs -run-pass=unreachable-mbb-elimination | FileCheck %s
# RUN: llc -mtriple=x86_64-- %s -o - -run-pass=processimpdefs -run-pass=unreachable-mbb-elimination | FileCheck %s
---
name: f
tracksRegLiveness: true

2
test/CodeGen/X86/x87-reg-usage.mir
View File

@ -1,5 +1,5 @@
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -march=x86-64 -mattr=+x87 -mattr=-sse -run-pass none -o - %s | FileCheck %s
# RUN: llc -mtriple=x86_64-- -mattr=+x87 -mattr=-sse -run-pass none -o - %s | FileCheck %s
# This test ensures that the MIR parser parses the x87 fpsw and fpcw regs
--- |