RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 11:13:28 +01:00
Code Issues Projects Releases Wiki Activity

[RISCV] Rename RISCVGenSystemOperands.inc to RISCVGenSearchableTables.inc to prepare for more tables. NFC

Browse Source 
D89449 adds more tables so renaming as a pre-commit for that.
This commit is contained in:
Craig Topper 2020-11-30 20:15:04 -08:00
parent 56e95be0dd
commit 27c403eff2
3 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/Target/RISCV/CMakeLists.txt
View File

@ -13,8 +13,8 @@ tablegen(LLVM RISCVGenMCCodeEmitter.inc -gen-emitter)
tablegen(LLVM RISCVGenMCPseudoLowering.inc -gen-pseudo-lowering)
tablegen(LLVM RISCVGenRegisterBank.inc -gen-register-bank)
tablegen(LLVM RISCVGenRegisterInfo.inc -gen-register-info)
tablegen(LLVM RISCVGenSearchableTables.inc -gen-searchable-tables)
tablegen(LLVM RISCVGenSubtargetInfo.inc -gen-subtarget)
tablegen(LLVM RISCVGenSystemOperands.inc -gen-searchable-tables)
add_public_tablegen_target(RISCVCommonTableGen)

2
lib/Target/RISCV/Utils/RISCVBaseInfo.cpp
View File

@ -19,7 +19,7 @@
namespace llvm {
namespace RISCVSysReg {
#define GET_SysRegsList_IMPL
#include "RISCVGenSystemOperands.inc"
#include "RISCVGenSearchableTables.inc"
} // namespace RISCVSysReg
namespace RISCVABI {

2
lib/Target/RISCV/Utils/RISCVBaseInfo.h
View File

@ -236,7 +236,7 @@ struct SysReg {
};
#define GET_SysRegsList_DECL
#include "RISCVGenSystemOperands.inc"
#include "RISCVGenSearchableTables.inc"
} // end namespace RISCVSysReg
namespace RISCVABI {