mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-22 18:54:02 +01:00
[X86] Add reduced test case for PR49162
This commit is contained in:
parent
89d0773885
commit
27eeae4b39
29
test/CodeGen/X86/pr49162.ll
Normal file
29
test/CodeGen/X86/pr49162.ll
Normal file
@ -0,0 +1,29 @@
|
||||
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
||||
; RUN: llc < %s -mtriple=i686-unknown-unknown | FileCheck %s --check-prefix=X86
|
||||
; RUN: llc < %s -mtriple=x86_64-unknown-unknown | FileCheck %s --check-prefix=X64
|
||||
|
||||
define i32* @PR49162(i32* %base, i160* %ptr160) {
|
||||
; X86-LABEL: PR49162:
|
||||
; X86: # %bb.0:
|
||||
; X86-NEXT: movl {{[0-9]+}}(%esp), %eax
|
||||
; X86-NEXT: movl 8(%eax), %ecx
|
||||
; X86-NEXT: shll $16, %ecx
|
||||
; X86-NEXT: movl %ecx, %eax
|
||||
; X86-NEXT: sarl $31, %eax
|
||||
; X86-NEXT: shldl $16, %ecx, %eax
|
||||
; X86-NEXT: shll $2, %eax
|
||||
; X86-NEXT: addl {{[0-9]+}}(%esp), %eax
|
||||
; X86-NEXT: retl
|
||||
;
|
||||
; X64-LABEL: PR49162:
|
||||
; X64: # %bb.0:
|
||||
; X64-NEXT: leaq -4(%rdi), %rax
|
||||
; X64-NEXT: retq
|
||||
%load160 = load i160, i160* %ptr160, align 4
|
||||
%shl = shl i160 %load160, 80
|
||||
%ashr160 = ashr i160 %shl, 112
|
||||
%trunc = trunc i160 %ashr160 to i64
|
||||
%ashr64 = ashr i64 %trunc, 32
|
||||
%gep = getelementptr inbounds i32, i32* %base, i64 %ashr64
|
||||
ret i32* %gep
|
||||
}
|
Loading…
Reference in New Issue
Block a user