RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 11:42:57 +01:00
Code Issues Projects Releases Wiki Activity

Fix Thumb encoding of VMOV (scalar to ARM core register). The encoding is

Browse Source 
the same as ARM except that the condition code field is always set to ARMCC::AL.

llvm-svn: 107107
This commit is contained in:
Bob Wilson 2010-06-29 00:26:13 +00:00
parent 9762137bd4
commit 2a4e6d0e34
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/Target/ARM/ARMCodeEmitter.cpp
View File

@ -1600,7 +1600,7 @@ void ARMCodeEmitter::emitNEONGetLaneInstruction(const MachineInstr &MI) {
unsigned Binary = getBinaryCodeForInstr(MI); unsigned Binary = getBinaryCodeForInstr(MI);
// Set the conditional execution predicate // Set the conditional execution predicate
Binary |= II->getPredicate(&MI) << ARMII::CondShift; Binary |= (IsThumb ? ARMCC::AL : II->getPredicate(&MI)) << ARMII::CondShift;
unsigned RegT = MI.getOperand(0).getReg(); unsigned RegT = MI.getOperand(0).getReg();
RegT = ARMRegisterInfo::getRegisterNumbering(RegT); RegT = ARMRegisterInfo::getRegisterNumbering(RegT);