RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-20 03:23:01 +02:00
Code Issues Projects Releases Wiki Activity

Add xor reg-reg pattern

Browse Source 
llvm-svn: 75915
This commit is contained in:
Anton Korobeynikov 2009-07-16 13:31:28 +00:00
parent 66b2612946
commit 2dd607fca7
3 changed files with 19 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
lib/Target/SystemZ/SystemZInstrInfo.td
View File

@ -77,5 +77,12 @@ def OR64rr : Pseudo<(outs GR64:$dst), (ins GR64:$src1, GR64:$src2),
}
// FIXME: provide patterns for masked or-with-imm
let isCommutable = 1 in { // X = XOR Y, Z == X = XOR Z, Y
// FIXME: Provide proper encoding!
def XOR64rr : Pseudo<(outs GR64:$dst), (ins GR64:$src1, GR64:$src2),
"xgr\t{$dst, $src2}",
[(set GR64:$dst, (xor GR64:$src1, GR64:$src2))]>;
}
} // Defs = [PSW]
} // isTwoAddress = 1

6
test/CodeGen/SystemZ/02-RetXor.ll Normal file
View File

@ -0,0 +1,6 @@
; RUN: llvm-as < %s | llc
define i64 @foo(i64 %a, i64 %b) {
entry:
%c = xor i64 %a, %b
ret i64 %c
}

6
test/CodeGen/SystemZ/02-RetXorImm.ll Normal file
View File

@ -0,0 +1,6 @@
; RUN: llvm-as < %s | llc
define i64 @foo(i64 %a, i64 %b) {
entry:
%c = xor i64 %a, 1
ret i64 %c
}